summaryrefslogtreecommitdiffstatshomepage
path: root/src/mame
Commit message (Collapse)AuthorAgeFilesLines
* photoply.cpp: Region is 8-bit, so map it as such (nw)GravatarGravatar AJR2019-11-161-1/+1
|
* pc.cpp: Correct some region widths and change mc1702 and pc7000 to 8086 (nw)GravatarGravatar AJR2019-11-161-7/+7
|
* Fix more region widths (nw)GravatarGravatar AJR2019-11-1634-109/+109
|
* taitojc.cpp: Correct "gfx" region widths and rename for clarity (nw)GravatarGravatar AJR2019-11-162-190/+190
|
* pgm.cpp, savquest.cpp, taitotz.cpp: Correct region widths (nw)GravatarGravatar AJR2019-11-163-33/+33
|
* taitogn.cpp: Make region endianness consistent with everything else (nw)GravatarGravatar AJR2019-11-161-8/+5
|
* c900: Correct region endianness (nw)GravatarGravatar AJR2019-11-161-3/+3
|
* vsmile.cpp, vsmileb.cpp: Rename BIOS regions and make width explicit (nw)GravatarGravatar AJR2019-11-163-22/+22
|
* interpro.cpp: Correct region widths (nw)GravatarGravatar AJR2019-11-162-24/+26
| | | | The consistency of this implementation could be improved. The EPROM bus does appear to be 16 bits wide on all three generations (with Sapphire using one 16-bit EPROM instead of separate even and odd EPROMs), but the 32-byte PROMs, being 8-bit devices, might also be better off with their own handlers rather than being blown up to 32-bit granularity.
* cave.cpp: QA note (nw)GravatarGravatar Angelo Salese2019-11-161-1/+2
|
* geniusjr.cpp: Pitagorin was recently dumped (nw)GravatarGravatar AJR2019-11-161-2/+1
|
* csplayh5.cpp, maygayew.cpp: Correct region widths (nw)GravatarGravatar AJR2019-11-162-157/+157
|
* arescue: Better way of copying DSP code and data (nw)GravatarGravatar AJR2019-11-161-26/+12
|
* alg.cpp, ht68k.cpp, pgm2.cpp: Correct region widths (nw)GravatarGravatar AJR2019-11-163-97/+97
|
* More region width fixes (nw)GravatarGravatar AJR2019-11-1621-500/+500
| | | | N.B. Many of these ROMs are really accessed as bytes or 16-bit words rather than at the native 32-bit or 64-bit widths, thanks to unemulated dynamic bus sizing and/or bridge controllers.
* Correct region widths in miscellaneous drivers and devices (nw)GravatarGravatar AJR2019-11-169-32/+32
|
* at.cpp, fmtowns.cpp, hp95lx.cpp, pc88va.cpp, pc9801.cpp, tandy1t.cpp, ↵GravatarGravatar AJR2019-11-167-270/+270
| | | | | | tosh1000.cpp: Correct region widths (nw) mba009: Configure as a 286 PC, not with a 386 (nw)
* split out vt1682 as it isn't NES based (nw) (#5909)GravatarGravatar David Haywood2019-11-164-46/+1010
| | | | | | | | * split out vt1682 as it isn't NES based (nw) * preparation for notes (nw) * bank register notes (nw)
* netlist: Fix freeze on reset (F3). (nw)GravatarGravatar couriersud2019-11-161-1/+4
| | | Also added a link to pong video showing a real pcb.
* pacman.cpp: descrambled clubpacma. Boots but resets during attract (nw)GravatarGravatar Ivan Vangelista2019-11-162-3/+12
|
* netlist: more code maintenance. (nw)GravatarGravatar couriersud2019-11-163-32/+31
| | | | | | - refactor error messages. - Fix some drivers to cope with outputted added my the mame driver for video and sound. - Fix validation.
* Fixed cheekyms regression. (nw)GravatarGravatar couriersud2019-11-161-1/+1
|
* add some scrambling modes for various nes_vt based things, polmega and ↵GravatarGravatar David Haywood2019-11-165-9/+307
| | | | | | | | | | silv35 now boot (nw) (#5907) * implement vt1682 scrambling (nw) * allow polmega and silv35 to boot (nw) * note about palette (nw)
* -sun4: Switched Z8530 to CMOS variant, based on observed accesses, nwGravatarGravatar MooglyGuy2019-11-161-4/+4
|
* New machines marked as NOT_WORKINGGravatarGravatar AJR2019-11-153-0/+59
| | | | | ---------------------------------- Eurit 30 [Cyberia/2 Filebase]
* replica1: Switch to bitbanged interface (nw)GravatarGravatar AJR2019-11-151-8/+5
|
* Fixed pong rom entry. (nl)GravatarGravatar couriersud2019-11-151-1/+1
|
* netlist: maintenance and bug fixes, remove DUMMY_INPUT. [Couriersud]GravatarGravatar couriersud2019-11-151-1/+1
| | | | | | | | | | - Removed DUMMY_INPUT. NC (not connected) pins should now use NC_PIN. If a NC_PIN is actually connected, an error will be logged and validation will fail. - Enabled "extended" validation. This will catch now if power terminals are not connected. - Added const and noexcept where appropriate. - Removed dead code. - Fixed the 7414 Schmitt-Trigger device to use nld_power_pins
* new WORKING machines (ABL Pinball) + temp disable timer IRQ in rad_bb3 + ↵GravatarGravatar David Haywood2019-11-154-384/+586
| | | | | | | | | | significant nes_vt cleanups / state chop (#5900) new WORKING machines -------------------- Pinball (P8002, ABL TV Game) [David Haywood, Morten Kirkegaard, Peter Wilhelmsen] * divided up large nes_vt.cpp class, and did some general tidy up, commented some known addresses etc. to stop code rot. * temporarily disabled timer on elan when running rad_bb3 until timer enable can be identified, made a few notes.
* hh_sm510: Set directional control flag correctly for gnw_dkcirc (nw) (#5904)GravatarGravatar algestam2019-11-151-2/+2
|
* ins8250 support for BAUDOUT pin (#5858) and GravatarGravatar Joakim Larsson Edström2019-11-151-32/+86
| | | | | | | | * ins8250: improved support for BAUDOUT pin and added rclk_w to allow special receiver clock circuit required for descrete BRG of the epc driver * epc: Added 8087 support * epc: Added S21 jumper supporting secondary keyboard connector interface and completed the descrete BRG
* 30test: Fix inputs and soundGravatarGravatar AJR2019-11-141-17/+2
|
* qix.cpp: side effects, unmapped reads (nw)GravatarGravatar Vas Crabb2019-11-151-8/+12
|
* mtd1256: Improve banking; add preliminary LCD display (nw)GravatarGravatar AJR2019-11-141-11/+72
| | | | hd44780: Make initialization procedure slightly less strict than datasheet implies (nw)
* New working machine addedGravatarGravatar algestam2019-11-142-2/+75
| | | | | ---------- Game & Watch: Donkey Kong Circus [algestam, Mr Jiggles the Christmas Man]
* netlist: Proxy and power terminal hack removal. [Couriersud]GravatarGravatar couriersud2019-11-1414-4/+73
| | | | | | | | | | | | | | | | | | - Devices ttlhigh and ttlhow are no longer automatically created. - All logic input devices (e.g. TTL_INPUT, LOGIC_INPUT) now need to have their power terminals (VCC, GND) connected. This opens the route for more appropriate proxy devices but comes at a cost. If the connections are omitted your circuit will not work as expected. Example: LOGIC_INPUT(I_SD0, 1, "AY8910PORT") NET_C(VCC, I_SD0.VCC) NET_C(GND, I_SD0.GND) - Updated all netlists. - Removed proxy information from terminal objects. This was replaced by a lookup hash whose life-span does not exceed netlest setup. These changes enable the removal of a number of hacks from the source going forward.
* c64.cpp, c128.cpp: fixed CBM IEC slot address not being set when replacing ↵GravatarGravatar Vas Crabb2019-11-1514-15/+17
| | | | | | | | | | | | | | | | | | | devices in machine config bus/c64/rex_ep256.cpp: fixed array of EPROM slots not being populated (subdevices don't exist at construction time) cleanup: (nw) * having a macro for a device's expected tag in a header is bad - devices should not make assumptions about their tag or their location in the system hierarchy * device types exist in the global namespace - you must not use overly generic names for them as this is likely to cause collisions * device short names and titles each have their own namespace, but they're also global, and it should be possible to work out vaguely what a device is from its names * POSIX reserves all names ending in "_t" at global scope - we want fewer of these causing potential future issues, not more * if your device is in the global namespace, you should name it in a way that's not asking for name collisions to happen * we have a simple convention for device class names - it doesn't hurt to follow it: - concrete device_t implementations end with "_device" - device_interface implementations end with "_interface" (and often start with "device_") - abstract classes that derive from device_t end with "_device_base" * if you want to give your slot card device classes short, generic names, put them in a namespace for the "bus" * if you really want to use names ending with "_t", put them in a namespace or nest them inside a class
* taitojc.cpp: Undo change to MCU clock (nw)GravatarGravatar AJR2019-11-141-2/+2
|
* Follow-up to "Cps1 bootlegs, some more new sets #5895" (#5899)GravatarGravatar Tom2019-11-155-195/+223
| | | | | | * create fcrash.h * change includes, add to arcade.lua
* New machines marked as NOT_WORKINGGravatarGravatar AJR2019-11-143-0/+97
| | | | | ---------------------------------- Meteodata 1256 [ClawGrip]
* Increase some MC68HC11 clocks to compensate for newly emulated internal ↵GravatarGravatar AJR2019-11-145-5/+5
| | | | divider (nw)
* Correct one XTAL value (nw)GravatarGravatar AJR2019-11-131-1/+1
|
* -snes_ppu: Converted OAM code from bsnes ppu-fast, nwGravatarGravatar MooglyGuy2019-11-142-12/+3
|
* Plug & Play work (Tv GoGo, Poker inputs etc.) (#5898)GravatarGravatar David Haywood2019-11-132-50/+158
| | | | | | | | | | | | | | | | | | | | | | * vii.cpp: tvgogo, return value written on a port so that it boots (nw) also for spg2xx_io, add machine().describe_context() to more of the logging calls to make it more informative for debugging. * workaround so poker boots without debugger trick (nw) * uart read notes (nw) * not ideal, but force poker UART reads for now (nw) * improve input (nw) * clickable artwork fixes (nw) * comment (nw) * srcclean (nw) * tidy (nw)
* (nw) studio2 : rearranged memory closer to actual operationGravatarGravatar Robbbert2019-11-141-21/+33
|
* Cps1 bootlegs, some more new sets (#5895)GravatarGravatar Tom2019-11-148-2956/+3517
| | | | | | | | | | | | * added captcommb2 * added knightsb3 * added dinopic3 * confirm clocks * bootleg reshuffle
* ms32.cpp: fix hayaosi3 final round and flame text priorities [Angelo Salese]GravatarGravatar angelosa2019-11-132-13/+32
|
* lbpc: It helps to map handlers (nw)GravatarGravatar AJR2019-11-121-1/+2
|
* v5x: Emulate internal/external timer clock input selection; internalize CPU ↵GravatarGravatar AJR2019-11-123-6/+6
| | | | clock divider for V40/V50
* lbpc: Add ISA bus and EGA card so startup process can be visible (nw)GravatarGravatar AJR2019-11-121-1/+95
| | | | | | v40, v50: Add timer 2 control input (nw) ncr5380n: This error really needs to be non-fatal (nw)