summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/cpu
Commit message (Expand)AuthorAgeFilesLines
* tms9995: Make address visible on address bus during on-chip operations.GravatarGravatar Michael Zapf2019-12-071-8/+26
* r65c19: Fix BAR masking logic (nw)GravatarGravatar AJR2019-12-041-1/+1
* mc68hc11: Fix disassembly and execution of BRCLR/BRSET (IND, Y)GravatarGravatar AJR2019-12-042-5/+5
* Sunplus Plug & Play work (cleanup + fixes + notes based on wrlshunt code anal...GravatarGravatar David Haywood2019-12-042-26/+22
* dp8344: Disable side effects with certain opcodes; implement halt on reset (nw)GravatarGravatar AJR2019-12-032-38/+46
* dp8344: Add timer interrupt (nw)GravatarGravatar AJR2019-12-021-7/+7
* dp8344: Emulate timer (nw)GravatarGravatar AJR2019-12-022-12/+32
* dp8344: Improve register logging (nw)GravatarGravatar AJR2019-12-022-11/+80
* dp8344: Fix return address for LCALL (nw)GravatarGravatar AJR2019-12-021-0/+1
* r65c19: (IND), X rather than (IND, X); give L2800 more internal RAM (nw)GravatarGravatar AJR2019-12-026-20/+122
* r65c19: Add banking for C39 subfamily (nw)GravatarGravatar AJR2019-12-012-0/+244
* dp8344: Split into two device types (only nominally different for now) (nw)GravatarGravatar AJR2019-12-012-8/+50
* dp8344: Fix EI and DI for EXX and RET instructions (nw)GravatarGravatar AJR2019-12-011-2/+2
* dp8344: SHL uses a bit count of 0-7, not 1-8 (nw)GravatarGravatar AJR2019-12-012-2/+3
* dp8344: Fix bizarre coding mistake (nw)GravatarGravatar AJR2019-12-011-2/+2
* dp8344: Unconditional RET only takes 2 T-states (nw)GravatarGravatar AJR2019-12-012-4/+10
* dp8344: Fix SHL disassemblyGravatarGravatar AJR2019-12-011-1/+1
* dp8344: Fix accidental fallthrough (nw)GravatarGravatar AJR2019-12-011-0/+1
* dp8344: Add preliminary execution coreGravatarGravatar AJR2019-12-012-80/+771
* m6802, nsc8105: Internalize internal RAM (nw)GravatarGravatar AJR2019-12-012-1/+23
* i960.h: fixed my oversight (nw)GravatarGravatar Ivan Vangelista2019-11-291-2/+2
* updated my recent commits to initialize bools with false instead of 0, as sug...GravatarGravatar Ivan Vangelista2019-11-282-3/+3
* m68kmmu: Fixed issues with Domain/OS and its installer crashing [Hans Osterme...GravatarGravatar arbee2019-11-271-1/+2
* sunplus_gcm394.cpp : wrlshunt / smartfp, continued research (#5972)GravatarGravatar David Haywood2019-11-264-21/+67
* i960.cpp: initialized some stuff (nw)GravatarGravatar Ivan Vangelista2019-11-262-5/+11
* New machines marked as NOT_WORKINGGravatarGravatar AJR2019-11-259-2/+622
* Housekeeping (nw)GravatarGravatar AJR2019-11-251-0/+3
* sunplus_gcm394.cpp plug & play experiments looking at wrlshunt (#5953)GravatarGravatar David Haywood2019-11-251-2/+9
* srcclean and indentation cleanup (nw)GravatarGravatar Vas Crabb2019-11-242-88/+88
* m37710: More accurate mapping of port and interrupt registers; de-duplicate a...GravatarGravatar AJR2019-11-232-173/+204
* -sun4c_mmu.cpp: Made generic to support sun4 MMU mode, and cleaned up save st...GravatarGravatar mooglyguy2019-11-186-449/+5882
* dsp56000: new disassemblerGravatarGravatar Patrick Mackinlay2019-11-184-0/+917
* New machines marked as NOT_WORKINGGravatarGravatar AJR2019-11-152-0/+40
* 65C02 opcode timing and bus usage correctionsGravatarGravatar AJR2019-11-151-4/+12
* mc68hc11: Emulate FDIV instructionGravatarGravatar AJR2019-11-153-1/+38
* mc68hc11: Fix size of fetched operand for ADDD indexed modesGravatarGravatar AJR2019-11-141-2/+2
* mc68hc11: Clock is internally divided by 4GravatarGravatar AJR2019-11-131-0/+2
* v5x: Emulate internal/external timer clock input selection; internalize CPU c...GravatarGravatar AJR2019-11-122-39/+84
* lbpc: Add ISA bus and EGA card so startup process can be visible (nw)GravatarGravatar AJR2019-11-121-0/+1
* Fix build (nw)GravatarGravatar AJR2019-11-121-2/+2
* v5x.cpp : Move remappable IO handler into seperated space, Fix remapping IO b...GravatarGravatar cam9002019-11-124-72/+299
* f8: Use memory_access_cache for register space access (nw)GravatarGravatar AJR2019-11-112-2/+2
* f8: Use address space for internal scratchpad register memoryGravatarGravatar AJR2019-11-102-141/+105
* Make many device_execute_interface functions noexcept, including the "informa...GravatarGravatar AJR2019-11-09171-680/+683
* t11: Minor, somewhat speculative fixes (nw)GravatarGravatar AJR2019-11-092-5/+4
* New machines marked as NOT_WORKINGGravatarGravatar AJR2019-11-091-0/+2
* Cleaned up Virtal Boy slot code.GravatarGravatar Vas Crabb2019-11-101-1/+1
* st2xxx: Calculate LCD frame rate and emulate related interrupt (nw)GravatarGravatar AJR2019-11-086-3/+75
* st2204: Emulate Timer 1 (nw)GravatarGravatar AJR2019-11-076-56/+183
* st2204: Improve timer synchronization (nw)GravatarGravatar AJR2019-11-074-13/+24