summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/cpu/rii (follow)
Commit message (Expand)AuthorAgeFilesLines
* riscii: Add interrupt processing (nw) AJR2019-11-012-0/+47
* rii: Many updates AJR2019-09-254-72/+1038
* (nw) please try to ensure #include guards will trip special-casing in dumb pr... Vas Crabb2019-09-161-1/+1
* riscii: Improve offset calculation for TBRD (nw) AJR2019-09-132-3/+10
* rii: Misc. adjustments (nw) AJR2019-09-101-5/+6
* rii: Stack endianness is swapped; TBRD is allowed to be RPTed (nw) AJR2019-09-101-5/+14
* rii: Add standard status flag display (nw) AJR2019-09-102-2/+24
* Add preliminary RISC II execution core AJR2019-09-103-26/+1128
* rii: Misc. notes; minor disassembler update (nw) AJR2019-09-103-24/+44
* Enable precompiled header usage in the Visual Studio compiler (#5473) S.Z2019-08-131-0/+2
* riscii: Add the register space (nw) AJR2019-06-202-7/+37
* riscii: Minor update (nw) AJR2019-06-201-3/+4
* riidasm: Correct order of parameters for MOVRP and MOVPR (nw) AJR2019-06-201-4/+4
* Preliminary disassembler and skeleton CPU device for Elan RISC II/RII series ... AJR2019-06-204-0/+759