diff options
Diffstat (limited to 'trunk/src/emu/machine/rp5c01.h')
-rw-r--r-- | trunk/src/emu/machine/rp5c01.h | 121 |
1 files changed, 121 insertions, 0 deletions
diff --git a/trunk/src/emu/machine/rp5c01.h b/trunk/src/emu/machine/rp5c01.h new file mode 100644 index 00000000000..5381a88ce37 --- /dev/null +++ b/trunk/src/emu/machine/rp5c01.h @@ -0,0 +1,121 @@ +/********************************************************************** + + Ricoh RP5C01(A) Real Time Clock With Internal RAM emulation + + Copyright MESS Team. + Visit http://mamedev.org for licensing and usage restrictions. + +********************************************************************** + _____ _____ + _CS 1 |* \_/ | 18 Vcc + CS 2 | | 17 OSCOUT + ADJ 3 | | 16 OSCIN + A0 4 | RP5C01 | 15 _ALARM + A1 5 | RP5C01A | 14 D3 + A2 6 | RF5C01A | 13 D2 + A3 7 | TC8521 | 12 D1 + _RD 8 | | 11 D0 + GND 9 |_____________| 10 _WR + +**********************************************************************/ + +#pragma once + +#ifndef __RP5C01__ +#define __RP5C01__ + +#include "emu.h" + + + +//************************************************************************** +// INTERFACE CONFIGURATION MACROS +//************************************************************************** + +#define MCFG_RP5C01_ADD(_tag, _clock, _config) \ + MCFG_DEVICE_ADD((_tag), RP5C01, _clock) \ + MCFG_DEVICE_CONFIG(_config) + + +#define RP5C01_INTERFACE(name) \ + const rp5c01_interface (name) = + + + +//************************************************************************** +// TYPE DEFINITIONS +//************************************************************************** + +// ======================> rp5c01_interface + +struct rp5c01_interface +{ + devcb_write_line m_out_alarm_cb; +}; + + + +// ======================> rp5c01_device + +class rp5c01_device : public device_t, + public device_rtc_interface, + public device_nvram_interface, + public rp5c01_interface +{ +public: + // construction/destruction + rp5c01_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock); + + DECLARE_READ8_MEMBER( read ); + DECLARE_WRITE8_MEMBER( write ); + DECLARE_WRITE_LINE_MEMBER( adj_w ); + +protected: + // device-level overrides + virtual void device_config_complete(); + virtual void device_start(); + virtual void device_reset(); + virtual void device_timer(emu_timer &timer, device_timer_id id, int param, void *ptr); + + // device_rtc_interface overrides + virtual bool rtc_feature_leap_year() { return true; } + virtual void rtc_clock_updated(int year, int month, int day, int day_of_week, int hour, int minute, int second); + + // device_nvram_interface overrides + virtual void nvram_default(); + virtual void nvram_read(emu_file &file); + virtual void nvram_write(emu_file &file); + +private: + inline void set_alarm_line(); + inline int read_counter(int counter); + inline void write_counter(int counter, int value); + inline void check_alarm(); + + static const device_timer_id TIMER_CLOCK = 0; + static const device_timer_id TIMER_16HZ = 1; + + devcb_resolved_write_line m_out_alarm_func; + + UINT8 m_reg[2][13]; // clock registers + UINT8 m_ram[13]; // RAM + + UINT8 m_mode; // mode register + UINT8 m_reset; // reset register + int m_alarm; // alarm output + int m_alarm_on; // alarm condition + int m_1hz; // 1 Hz condition + int m_16hz; // 16 Hz condition + + // timers + emu_timer *m_clock_timer; + emu_timer *m_16hz_timer; +}; + + +// device type definition +extern const device_type RP5C01; + + + +#endif |