summaryrefslogtreecommitdiffstatshomepage
path: root/src/mame/drivers/pasha2.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mame/drivers/pasha2.c')
-rw-r--r--src/mame/drivers/pasha2.c464
1 files changed, 464 insertions, 0 deletions
diff --git a/src/mame/drivers/pasha2.c b/src/mame/drivers/pasha2.c
new file mode 100644
index 00000000000..d49b0fb75af
--- /dev/null
+++ b/src/mame/drivers/pasha2.c
@@ -0,0 +1,464 @@
+/********************************************************************
+
+Pasha Pasha 2
+Dong Sung, 1998
+
+3PLAY
+|--------------------------------------------------|
+| DA1311 UM53 AD-65 DREAM 9.6MHz |
+|KA22065 TL062 UM51 AD-65 RESET_SW |
+| VOL1 VOL2 1MHz TL7705 |
+| |
+| DSW2(8) 20MHz GM71C18163 |
+| 93C46 UM2 |
+| PAL |
+|J |
+|A |
+|M E1-16XT AT89C52|
+|M |
+|A U102 |
+| 6116 |
+| 6116 U3 U101 |
+| |
+| |
+| 12MHz|
+| A42MX16 |
+| DSW1(8) |
+| UCN5801 |
+| UCN5801 |
+| 16MHz |
+|--------------------------------------------------|
+Notes:
+ U3 - 27C040 EPROM (DIP32)
+ UM2/UM51/53- 29F040 EPROM (PLCC32)
+ U101/102 - Each location contains a small adapter board plugged into a DIP42 socket. Each
+ adapter board holds 2x Intel E28F016S5 TSOP40 16M FlashROMs. On the PCB under the ROMs
+ it's marked '32MASK'. However, the adapter boards are not standard. If you try to read
+ the ROMs while they are _ON-THE-ADAPTER_ as a 32M DIP42 EPROM (such as 27C322), the
+ FlashROMs are damaged and the PCB no longer works :(
+ Thus, the FlashROMs must be removed and read separately!
+ The small adapter boards with their respective FlashROMs are laid out like this........
+
+ |------------------------------|
+ | |
+ | U2 U1 | U102
+ | |
+ |------------------------------|
+
+ |------------------------------|
+ | |
+ | U2 U1 | U101
+ | |
+ |------------------------------|
+
+ A42MX16 - Actel A42MX16 FPGA (QFP160)
+ AT89C52 - Atmel AT89C52 Microcontroller w/8k internal FlashROM, clock 12MHz (DIP40)
+ E1-16XT - Hyperstone E1-16XT CPU, clock 20MHz
+ DREAM - ATMEL DREAM SAM9773 Single Chip Synthesizer/MIDI with Effects and Serial Interface, clock 9.6MHz (TQFP80)
+ AD-65 - Oki compatible M6295 sound chip, clock 1MHz
+ 5493R45 - ISSI 5493R45-001 128k x8 SRAM (SOJ32)
+ GM71C18163 - Hynix 1M x16 DRAM (SOJ42)
+ VSync - 60Hz
+ HSync - 15.15kHz
+
+ driver by Pierpaolo Prazzoli
+
+ TODO:
+ - eeprom - is it used?
+ - irq2 - sound related? reads the 2 unmapped input registers.
+ - irq3 - it only writes a 0 into memory and changes a registe
+ - simulate music (DREAM chip)
+
+*********************************************************************/
+
+#include "driver.h"
+#include "machine/eeprom.h"
+#include "sound/okim6295.h"
+
+static UINT16 *bitmap0, *bitmap1, *wram;
+static int vbuffer = 0;
+
+static WRITE16_HANDLER( pasha2_misc_w )
+{
+ if(offset)
+ {
+ if(data & 0x0800)
+ {
+ static int old_bank = -1;
+ int bank = data & 0xf000;
+
+ if(bank != old_bank)
+ {
+ old_bank = bank;
+
+ switch(bank)
+ {
+ case 0x8000: memory_set_bankptr(1, memory_region(REGION_USER2) + 0x400000 * 0); break;
+ case 0x9000: memory_set_bankptr(1, memory_region(REGION_USER2) + 0x400000 * 1); break;
+ case 0xa000: memory_set_bankptr(1, memory_region(REGION_USER2) + 0x400000 * 2); break;
+ case 0xb000: memory_set_bankptr(1, memory_region(REGION_USER2) + 0x400000 * 3); break;
+ case 0xc000: memory_set_bankptr(1, memory_region(REGION_USER2) + 0x400000 * 4); break;
+ case 0xd000: memory_set_bankptr(1, memory_region(REGION_USER2) + 0x400000 * 5); break;
+ }
+ }
+ }
+ }
+}
+
+static WRITE16_HANDLER( pasha2_palette_w )
+{
+ int color;
+ COMBINE_DATA(&paletteram16[offset]);
+
+ offset &= 0xff;
+
+ color = (paletteram16[offset] >> 8) | (paletteram16[offset+0x100] & 0xff00);
+ palette_set_color_rgb(Machine,offset*2+0,pal5bit(color),pal5bit(color >> 5),pal5bit(color >> 10));
+
+ color = (paletteram16[offset] & 0xff) | ((paletteram16[offset+0x100] & 0xff) << 8);
+ palette_set_color_rgb(Machine,offset*2+1,pal5bit(color),pal5bit(color >> 5),pal5bit(color >> 10));
+}
+
+static WRITE16_HANDLER( vbuffer_set_w )
+{
+ vbuffer = 1;
+}
+
+static WRITE16_HANDLER( vbuffer_clear_w )
+{
+ vbuffer = 0;
+}
+
+static WRITE16_HANDLER( bitmap_0_w )
+{
+ COMBINE_DATA(&bitmap0[offset + vbuffer*0x20000/2]);
+}
+
+static WRITE16_HANDLER( bitmap_1_w )
+{
+ // handle overlapping pixels without writing them
+ switch(mem_mask)
+ {
+ case 0:
+ bitmap_1_w(offset,data,0x00ff);
+ bitmap_1_w(offset,data,0xff00);
+ return;
+
+ case 0x00ff:
+ if((data & 0xff00) == 0xff00)
+ return;
+ break;
+
+ case 0xff00:
+ if((data & 0x00ff) == 0x00ff)
+ return;
+ break;
+ }
+
+ COMBINE_DATA(&bitmap1[offset + vbuffer*0x20000/2]);
+}
+
+static READ16_HANDLER( oki_0_r )
+{
+ if(offset)
+ return OKIM6295_status_0_r(0);
+ else
+ return 0;
+}
+
+static WRITE16_HANDLER( oki_0_w )
+{
+ if(offset)
+ OKIM6295_data_0_w(0, data);
+}
+
+static WRITE16_HANDLER( oki_1_w )
+{
+ if(offset)
+ OKIM6295_data_1_w(0, data);
+}
+
+static READ16_HANDLER( oki_1_r )
+{
+ if(offset)
+ return OKIM6295_status_1_r(0);
+ else
+ return 0;
+}
+
+static WRITE16_HANDLER( oki_0_bank_w )
+{
+ if(offset)
+ OKIM6295_set_bank_base(0, (data & 1) * 0x40000);
+}
+
+static WRITE16_HANDLER( oki_1_bank_w )
+{
+ if(offset)
+ OKIM6295_set_bank_base(1, (data & 1) * 0x40000);
+}
+
+static WRITE16_HANDLER( pasha2_lamps_w )
+{
+ if(data)
+ popmessage("1P: %c%c%c 2P: %c%c%c 3P: %c%c%c",
+ (data & 0x001) ? 'R' : '-',
+ (data & 0x002) ? 'G' : '-',
+ (data & 0x004) ? 'B' : '-',
+ (data & 0x010) ? 'R' : '-',
+ (data & 0x020) ? 'G' : '-',
+ (data & 0x040) ? 'B' : '-',
+ (data & 0x100) ? 'R' : '-',
+ (data & 0x200) ? 'G' : '-',
+ (data & 0x400) ? 'B' : '-');
+}
+
+static ADDRESS_MAP_START( pasha2_map, ADDRESS_SPACE_PROGRAM, 16 )
+ AM_RANGE(0x00000000, 0x001fffff) AM_RAM AM_BASE(&wram)
+ AM_RANGE(0x40000000, 0x4001ffff) AM_RAM AM_WRITE(bitmap_0_w)
+ AM_RANGE(0x40020000, 0x4003ffff) AM_RAM AM_WRITE(bitmap_1_w)
+ AM_RANGE(0x40060000, 0x40060001) AM_WRITENOP
+ AM_RANGE(0x40064000, 0x40064001) AM_WRITENOP
+ AM_RANGE(0x40068000, 0x40068001) AM_WRITENOP
+ AM_RANGE(0x4006c000, 0x4006c001) AM_WRITENOP
+ AM_RANGE(0x40070000, 0x40070001) AM_WRITE(vbuffer_clear_w)
+ AM_RANGE(0x40074000, 0x40074001) AM_WRITE(vbuffer_set_w)
+ AM_RANGE(0x40078000, 0x40078001) AM_WRITENOP //once at startup -> to disable the eeprom?
+ AM_RANGE(0x80000000, 0x803fffff) AM_ROMBANK(1)
+ AM_RANGE(0xe0000000, 0xe00003ff) AM_RAM AM_WRITE(pasha2_palette_w) AM_BASE(&paletteram16) //tilemap? palette?
+ AM_RANGE(0xfff80000, 0xffffffff) AM_ROM AM_REGION(REGION_USER1,0)
+ADDRESS_MAP_END
+
+static ADDRESS_MAP_START( pasha2_io, ADDRESS_SPACE_IO, 16 )
+ AM_RANGE(0x08, 0x0b) AM_READNOP //sound status?
+ AM_RANGE(0x18, 0x1b) AM_READNOP //sound status?
+ AM_RANGE(0x20, 0x23) AM_WRITE(pasha2_lamps_w)
+ AM_RANGE(0x40, 0x43) AM_READ(input_port_0_word_r)
+ AM_RANGE(0x60, 0x63) AM_READ(input_port_1_word_r)
+ AM_RANGE(0x80, 0x83) AM_READ(input_port_2_word_r)
+ AM_RANGE(0xa0, 0xa3) AM_WRITENOP //soundlatch?
+ AM_RANGE(0xc0, 0xc3) AM_WRITE(pasha2_misc_w)
+ AM_RANGE(0xe0, 0xe3) AM_READWRITE(oki_0_r, oki_0_w)
+ AM_RANGE(0xe4, 0xe7) AM_READWRITE(oki_1_r, oki_1_w)
+ AM_RANGE(0xe8, 0xeb) AM_WRITE(oki_0_bank_w)
+ AM_RANGE(0xec, 0xef) AM_WRITE(oki_1_bank_w)
+ADDRESS_MAP_END
+
+static INPUT_PORTS_START( pasha2 )
+ PORT_START
+ PORT_BIT( 0x0001, IP_ACTIVE_LOW, IPT_UNKNOWN )
+ PORT_BIT( 0x0002, IP_ACTIVE_LOW, IPT_UNKNOWN )
+ PORT_BIT( 0x0004, IP_ACTIVE_LOW, IPT_UNKNOWN )
+ PORT_BIT( 0x0008, IP_ACTIVE_LOW, IPT_UNKNOWN )
+ PORT_BIT( 0x0010, IP_ACTIVE_LOW, IPT_UNKNOWN )
+ PORT_BIT( 0x0020, IP_ACTIVE_LOW, IPT_UNKNOWN )
+ PORT_BIT( 0x0040, IP_ACTIVE_LOW, IPT_UNKNOWN )
+ PORT_BIT( 0x0080, IP_ACTIVE_LOW, IPT_UNKNOWN )
+ PORT_BIT( 0x0100, IP_ACTIVE_LOW, IPT_COIN1 )
+ PORT_BIT( 0x0200, IP_ACTIVE_LOW, IPT_COIN2 )
+ PORT_BIT( 0x0400, IP_ACTIVE_LOW, IPT_COIN3 )
+ PORT_BIT( 0x0800, IP_ACTIVE_LOW, IPT_UNKNOWN )
+ PORT_BIT( 0x1000, IP_ACTIVE_LOW, IPT_UNKNOWN )
+ PORT_BIT( 0x2000, IP_ACTIVE_LOW, IPT_UNKNOWN )
+ PORT_BIT( 0x4000, IP_ACTIVE_LOW, IPT_UNKNOWN )
+ PORT_BIT( 0x8000, IP_ACTIVE_LOW, IPT_UNKNOWN )
+
+ // 2 physical dip-switches
+ PORT_START
+ PORT_DIPNAME( 0x0001, 0x0001, DEF_STR( Unknown ) )
+ PORT_DIPSETTING( 0x0001, DEF_STR( Off ) )
+ PORT_DIPSETTING( 0x0000, DEF_STR( On ) )
+ PORT_DIPNAME( 0x0002, 0x0002, DEF_STR( Unknown ) )
+ PORT_DIPSETTING( 0x0002, DEF_STR( Off ) )
+ PORT_DIPSETTING( 0x0000, DEF_STR( On ) )
+ PORT_DIPNAME( 0x0004, 0x0004, DEF_STR( Unknown ) )
+ PORT_DIPSETTING( 0x0004, DEF_STR( Off ) )
+ PORT_DIPSETTING( 0x0000, DEF_STR( On ) )
+ PORT_DIPNAME( 0x0018, 0x0008, DEF_STR( Lives ) )
+ PORT_DIPSETTING( 0x0018, "1" )
+ PORT_DIPSETTING( 0x0010, "2" )
+ PORT_DIPSETTING( 0x0008, "3" )
+ PORT_DIPSETTING( 0x0000, "5" )
+ PORT_DIPNAME( 0x0060, 0x0060, DEF_STR( Coinage ) )
+ PORT_DIPSETTING( 0x0000, DEF_STR( 5C_1C ) )
+ PORT_DIPSETTING( 0x0020, DEF_STR( 3C_1C ) )
+ PORT_DIPSETTING( 0x0040, DEF_STR( 2C_1C ) )
+ PORT_DIPSETTING( 0x0060, DEF_STR( 1C_1C ) )
+ PORT_DIPNAME( 0x0080, 0x0080, DEF_STR( Free_Play ) )
+ PORT_DIPSETTING( 0x0080, DEF_STR( Off ) )
+ PORT_DIPSETTING( 0x0000, DEF_STR( On ) )
+ PORT_DIPNAME( 0x0100, 0x0100, DEF_STR( Unknown ) )
+ PORT_DIPSETTING( 0x0100, DEF_STR( Off ) )
+ PORT_DIPSETTING( 0x0000, DEF_STR( On ) )
+ PORT_DIPNAME( 0x0200, 0x0200, DEF_STR( Unknown ) )
+ PORT_DIPSETTING( 0x0200, DEF_STR( Off ) )
+ PORT_DIPSETTING( 0x0000, DEF_STR( On ) )
+ PORT_DIPNAME( 0x0400, 0x0400, DEF_STR( Unknown ) )
+ PORT_DIPSETTING( 0x0400, DEF_STR( Off ) )
+ PORT_DIPSETTING( 0x0000, DEF_STR( On ) )
+ PORT_DIPNAME( 0x0800, 0x0800, DEF_STR( Unknown ) )
+ PORT_DIPSETTING( 0x0800, DEF_STR( Off ) )
+ PORT_DIPSETTING( 0x0000, DEF_STR( On ) )
+ PORT_DIPNAME( 0x1000, 0x1000, DEF_STR( Unknown ) )
+ PORT_DIPSETTING( 0x1000, DEF_STR( Off ) )
+ PORT_DIPSETTING( 0x0000, DEF_STR( On ) )
+ PORT_DIPNAME( 0x2000, 0x2000, DEF_STR( Unknown ) )
+ PORT_DIPSETTING( 0x2000, DEF_STR( Off ) )
+ PORT_DIPSETTING( 0x0000, DEF_STR( On ) )
+ PORT_DIPNAME( 0x4000, 0x4000, DEF_STR( Unknown ) )
+ PORT_DIPSETTING( 0x4000, DEF_STR( Off ) )
+ PORT_DIPSETTING( 0x0000, DEF_STR( On ) )
+ PORT_DIPNAME( 0x8000, 0x8000, DEF_STR( Unknown ) )
+ PORT_DIPSETTING( 0x8000, DEF_STR( Off ) )
+ PORT_DIPSETTING( 0x0000, DEF_STR( On ) )
+
+ PORT_START
+ PORT_BIT( 0x0001, IP_ACTIVE_LOW, IPT_BUTTON1 ) PORT_PLAYER(1)
+ PORT_BIT( 0x0002, IP_ACTIVE_LOW, IPT_BUTTON2 ) PORT_PLAYER(1)
+ PORT_BIT( 0x0004, IP_ACTIVE_LOW, IPT_BUTTON3 ) PORT_PLAYER(1)
+ PORT_BIT( 0x0008, IP_ACTIVE_LOW, IPT_START1 )
+ PORT_BIT( 0x0010, IP_ACTIVE_LOW, IPT_BUTTON1 ) PORT_PLAYER(2)
+ PORT_BIT( 0x0020, IP_ACTIVE_LOW, IPT_BUTTON2 ) PORT_PLAYER(2)
+ PORT_BIT( 0x0040, IP_ACTIVE_LOW, IPT_BUTTON3 ) PORT_PLAYER(2)
+ PORT_BIT( 0x0080, IP_ACTIVE_LOW, IPT_START2 )
+ PORT_BIT( 0x0100, IP_ACTIVE_LOW, IPT_UNKNOWN )
+ PORT_BIT( 0x0200, IP_ACTIVE_LOW, IPT_UNKNOWN )
+ PORT_BIT( 0x0400, IP_ACTIVE_LOW, IPT_UNKNOWN )
+ PORT_BIT( 0x0800, IP_ACTIVE_LOW, IPT_UNKNOWN )
+ PORT_BIT( 0x1000, IP_ACTIVE_LOW, IPT_BUTTON1 ) PORT_PLAYER(3)
+ PORT_BIT( 0x2000, IP_ACTIVE_LOW, IPT_BUTTON2 ) PORT_PLAYER(3)
+ PORT_BIT( 0x4000, IP_ACTIVE_LOW, IPT_BUTTON3 ) PORT_PLAYER(3)
+ PORT_BIT( 0x8000, IP_ACTIVE_LOW, IPT_START3 )
+INPUT_PORTS_END
+
+static VIDEO_START( pasha2 )
+{
+ bitmap0 = auto_malloc(0x40000);
+ bitmap1 = auto_malloc(0x40000);
+}
+
+static VIDEO_UPDATE( pasha2 )
+{
+ int x,y,count;
+ int color;
+
+ /* 2 512x256 bitmaps */
+
+ count = 0;
+ for (y=0;y <= cliprect->max_y;y++)
+ {
+ for (x=0;x < 512/2;x++)
+ {
+ if(x*2 < cliprect->max_x)
+ {
+ color = (bitmap0[count + (vbuffer^1)*0x20000/2] & 0xff00) >> 8;
+ *BITMAP_ADDR16(bitmap, y, x*2 + 0) = machine->pens[(color + 0x100)];
+
+ color = bitmap0[count + (vbuffer^1)*0x20000/2] & 0xff;
+ *BITMAP_ADDR16(bitmap, y, x*2 + 1) = machine->pens[(color + 0x100)];
+ }
+
+ count++;
+ }
+ }
+
+ count = 0;
+ for (y=0;y <= cliprect->max_y;y++)
+ {
+ for (x=0;x < 512/2;x++)
+ {
+ if(x*2 < cliprect->max_x)
+ {
+ color = bitmap1[count + (vbuffer^1)*0x20000/2] & 0xff;
+ if(color != 0)
+ *BITMAP_ADDR16(bitmap, y, x*2 + 1) = machine->pens[(color)];
+
+ color = (bitmap1[count + (vbuffer^1)*0x20000/2] & 0xff00) >> 8;
+ if(color != 0)
+ *BITMAP_ADDR16(bitmap, y, x*2 + 0) = machine->pens[(color)];
+ }
+
+ count++;
+ }
+ }
+
+ return 0;
+}
+
+static MACHINE_DRIVER_START( pasha2 )
+ MDRV_CPU_ADD(E116T /*E116XT*/, 20000000) /* 20 MHz */
+ MDRV_CPU_PROGRAM_MAP(pasha2_map,0)
+ MDRV_CPU_IO_MAP(pasha2_io,0)
+ MDRV_CPU_VBLANK_INT(irq5_line_pulse, 1)
+
+ MDRV_SCREEN_REFRESH_RATE(60)
+ MDRV_SCREEN_VBLANK_TIME(DEFAULT_60HZ_VBLANK_DURATION)
+
+ MDRV_NVRAM_HANDLER(93C46)
+
+ /* video hardware */
+ MDRV_VIDEO_ATTRIBUTES(VIDEO_TYPE_RASTER)
+ MDRV_SCREEN_FORMAT(BITMAP_FORMAT_INDEXED16)
+ MDRV_SCREEN_SIZE(512, 512)
+ MDRV_SCREEN_VISIBLE_AREA(0, 383, 0, 239)
+ MDRV_PALETTE_LENGTH(0x200)
+
+ MDRV_VIDEO_START(pasha2)
+ MDRV_VIDEO_UPDATE(pasha2)
+
+ /* sound hardware */
+ MDRV_SPEAKER_STANDARD_MONO("mono")
+
+ MDRV_SOUND_ADD(OKIM6295, 1000000)
+ MDRV_SOUND_CONFIG(okim6295_interface_region_1_pin7high)
+ MDRV_SOUND_ROUTE(ALL_OUTPUTS, "mono", 1.0)
+
+ MDRV_SOUND_ADD(OKIM6295, 1000000)
+ MDRV_SOUND_CONFIG(okim6295_interface_region_2_pin7high)
+ MDRV_SOUND_ROUTE(ALL_OUTPUTS, "mono", 1.0)
+
+ //and ATMEL DREAM SAM9773
+MACHINE_DRIVER_END
+
+ROM_START( pasha2 )
+ ROM_REGION16_BE( 0x80000, REGION_USER1, 0 ) /* Hyperstone CPU Code */
+ ROM_LOAD( "pp2.u3", 0x00000, 0x80000, CRC(1c701273) SHA1(f465323a1d3f2fd752c51c178fafe4cc866e28d6) )
+
+ ROM_REGION16_BE( 0x400000*6, REGION_USER2, ROMREGION_ERASEFF ) /* data roms */
+ ROM_LOAD16_BYTE( "pp2-u2.u101", 0x000000, 0x200000, CRC(85c4a2d0) SHA1(452b24b74bd0b65d2d6852486e2917f94e21ecc8) )
+ ROM_LOAD16_BYTE( "pp2-u1.u101", 0x000001, 0x200000, CRC(96cbd04e) SHA1(a4e7dd61194584b3c4217674d78ab2fd96b7b2e0) )
+ ROM_LOAD16_BYTE( "pp2-u2.u102", 0x400000, 0x200000, CRC(2097d88c) SHA1(7597578e6ddca00909feac35d9d7331f783b2bd6) )
+ ROM_LOAD16_BYTE( "pp2-u1.u102", 0x400001, 0x200000, CRC(7a3492fb) SHA1(de72c4d10e17eaf2b7531f637b42cbb3d07819b5) )
+ // empty space, but no empty sockets on the pcb
+
+ ROM_REGION( 0x0800, REGION_CPU2, 0 ) /* AT89C52 (protected) */
+ ROM_LOAD( "pasha2_at89c52", 0x0000, 0x0800, NO_DUMP ) /* MCU internal 8K flash */
+
+ ROM_REGION( 0x80000, REGION_USER3, 0 ) /* SAM9773 sound data */
+ ROM_LOAD( "pp2.um2", 0x00000, 0x80000, CRC(86814b37) SHA1(70f8a94410e362669570c39e00492c0d69de6b17) )
+
+ ROM_REGION( 0x80000, REGION_SOUND1, 0 ) /* Oki Samples */
+ ROM_LOAD( "pp2.um51", 0x00000, 0x80000, CRC(3b1b1a30) SHA1(1ea1266d280a2b96ac4ef9fe8ee7b1a5f7861672) )
+
+ ROM_REGION( 0x80000, REGION_SOUND2, 0 ) /* Oki Samples */
+ ROM_LOAD( "pp2.um53", 0x00000, 0x80000, CRC(8a29ad03) SHA1(3e9b0c86d8e3bb0b7691f68ad45431f6f9e8edbd) )
+ROM_END
+
+static READ16_HANDLER( pasha2_speedup_r )
+{
+ if(activecpu_get_pc() == 0x8302)
+ {
+ cpu_spinuntil_int();
+ }
+
+ return wram[(0x95744/2)+offset];
+}
+
+static DRIVER_INIT( pasha2 )
+{
+ memory_install_read16_handler(0, ADDRESS_SPACE_PROGRAM, 0x95744, 0x95747, 0, 0, pasha2_speedup_r );
+
+ memory_set_bankptr(1, memory_region(REGION_USER2));
+}
+
+GAME( 1998, pasha2, 0, pasha2, pasha2, pasha2, ROT0, "Dong Sung", "Pasha Pasha 2", GAME_IMPERFECT_SOUND )