summaryrefslogtreecommitdiffstatshomepage
path: root/src/mame/drivers/p8k.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'src/mame/drivers/p8k.cpp')
-rw-r--r--src/mame/drivers/p8k.cpp595
1 files changed, 595 insertions, 0 deletions
diff --git a/src/mame/drivers/p8k.cpp b/src/mame/drivers/p8k.cpp
new file mode 100644
index 00000000000..c4f326f76c7
--- /dev/null
+++ b/src/mame/drivers/p8k.cpp
@@ -0,0 +1,595 @@
+// license:BSD-3-Clause
+// copyright-holders:Fabio Priuli
+/***************************************************************************
+
+ P8000
+
+ 09/2009 Skeleton driver based on Matt Knoth's emulator.
+ P8000emu (http://knothusa.net/Home.php) has been a great source of info.
+ Other info from
+ * http://www.pofo.de/P8000/notes/books/
+ * http://www.pofo.de/P8000/
+
+ P8000 memory layout
+ * divided into 3 banks of 64k
+ * bank A is for roms, only 0000-1FFF is populated
+ * bank B is for static ram, only 2000-2FFF exists
+ * bank C is for dynamic ram, all 64k is available.
+ * selection is done with OUT(c), code
+ * code = 0 for do nothing; 1 = bank A; 2 = bank B; 4 = bank C.
+ * Reg C = 0; Reg B = start address of memory that is being switched,
+ for example B = 20 indicates "bank2" in memory map, and also the
+ corresponding address in bank A/B/C.
+
+ P8000 monitor commands
+ * B : ?
+ * D : display and modify memory
+ * F : fill memory
+ * G : go to
+ * M : move (copy) memory
+ * N : dump registers
+ * O : boot from floppy
+ * P : ?
+ * Q : ?
+ * R : dump registers
+ * S : boot from floppy
+ * T : jump to ROM at CEF0
+ * X : jump to ROM at DB00
+ * return : boot from floppy disk
+
+ P8000_16 : All input must be in uppercase.
+
+ TODO:
+ * properly implement Z80 daisy chain in 16 bit board
+ * Find out how to enter hardware check on 16 bit board
+ * hook the sio back up when it becomes usable
+
+
+****************************************************************************/
+
+#include "emu.h"
+#include "cpu/z80/z80.h"
+#include "cpu/z8000/z8000.h"
+#include "cpu/z80/z80daisy.h"
+#include "machine/upd765.h"
+#include "machine/z80ctc.h"
+#include "machine/z80pio.h"
+#include "machine/z80dart.h"
+#include "machine/z80dma.h"
+#include "sound/beep.h"
+#include "machine/terminal.h"
+
+#define TERMINAL_TAG "terminal"
+
+class p8k_state : public driver_device
+{
+public:
+ p8k_state(const machine_config &mconfig, device_type type, const char *tag)
+ : driver_device(mconfig, type, tag),
+ m_maincpu(*this, "maincpu"),
+ m_terminal(*this, TERMINAL_TAG)
+ {
+ }
+
+ DECLARE_READ8_MEMBER(p8k_port0_r);
+ DECLARE_WRITE8_MEMBER(p8k_port0_w);
+ DECLARE_READ8_MEMBER(p8k_port24_r);
+ DECLARE_WRITE8_MEMBER(p8k_port24_w);
+ DECLARE_READ16_MEMBER(portff82_r);
+ DECLARE_WRITE16_MEMBER(portff82_w);
+ DECLARE_WRITE8_MEMBER(kbd_put);
+ DECLARE_WRITE8_MEMBER(kbd_put_16);
+ UINT8 m_term_data;
+ required_device<cpu_device> m_maincpu;
+ required_device<generic_terminal_device> m_terminal;
+ DECLARE_DRIVER_INIT(p8k);
+ DECLARE_MACHINE_RESET(p8k);
+ DECLARE_MACHINE_RESET(p8k_16);
+
+ DECLARE_WRITE_LINE_MEMBER(fdc_irq);
+
+ virtual void machine_start();
+
+ DECLARE_WRITE_LINE_MEMBER( p8k_daisy_interrupt );
+ DECLARE_WRITE_LINE_MEMBER( p8k_dma_irq_w );
+ DECLARE_WRITE_LINE_MEMBER( p8k_16_daisy_interrupt );
+ DECLARE_READ8_MEMBER(memory_read_byte);
+ DECLARE_WRITE8_MEMBER(memory_write_byte);
+ DECLARE_READ8_MEMBER(io_read_byte);
+ DECLARE_WRITE8_MEMBER(io_write_byte);
+};
+
+/***************************************************************************
+
+ P8000 8bit
+
+****************************************************************************/
+
+static ADDRESS_MAP_START(p8k_memmap, AS_PROGRAM, 8, p8k_state)
+ AM_RANGE(0x0000, 0x0FFF) AM_RAMBANK("bank0")
+ AM_RANGE(0x1000, 0x1FFF) AM_RAMBANK("bank1")
+ AM_RANGE(0x2000, 0x2FFF) AM_RAMBANK("bank2")
+ AM_RANGE(0x3000, 0x3FFF) AM_RAMBANK("bank3")
+ AM_RANGE(0x4000, 0x4FFF) AM_RAMBANK("bank4")
+ AM_RANGE(0x5000, 0x5FFF) AM_RAMBANK("bank5")
+ AM_RANGE(0x6000, 0x6FFF) AM_RAMBANK("bank6")
+ AM_RANGE(0x7000, 0x7FFF) AM_RAMBANK("bank7")
+ AM_RANGE(0x8000, 0x8FFF) AM_RAMBANK("bank8")
+ AM_RANGE(0x9000, 0x9FFF) AM_RAMBANK("bank9")
+ AM_RANGE(0xA000, 0xAFFF) AM_RAMBANK("bank10")
+ AM_RANGE(0xB000, 0xBFFF) AM_RAMBANK("bank11")
+ AM_RANGE(0xC000, 0xCFFF) AM_RAMBANK("bank12")
+ AM_RANGE(0xD000, 0xDFFF) AM_RAMBANK("bank13")
+ AM_RANGE(0xE000, 0xEFFF) AM_RAMBANK("bank14")
+ AM_RANGE(0xF000, 0xFFFF) AM_RAMBANK("bank15")
+ADDRESS_MAP_END
+
+static ADDRESS_MAP_START(p8k_iomap, AS_IO, 8, p8k_state)
+ ADDRESS_MAP_GLOBAL_MASK(0xff)
+ AM_RANGE(0x00, 0x07) AM_READWRITE(p8k_port0_r,p8k_port0_w) // MH7489
+ AM_RANGE(0x08, 0x0b) AM_DEVREADWRITE("z80ctc_0", z80ctc_device, read, write)
+ AM_RANGE(0x0c, 0x0f) AM_DEVREADWRITE("z80pio_0", z80pio_device, read_alt, write_alt)
+ AM_RANGE(0x18, 0x1b) AM_DEVREADWRITE("z80pio_1", z80pio_device, read_alt, write_alt)
+ AM_RANGE(0x1c, 0x1f) AM_DEVREADWRITE("z80pio_2", z80pio_device, read_alt, write_alt)
+ AM_RANGE(0x20, 0x21) AM_DEVICE("i8272", i8272a_device, map)
+ //AM_RANGE(0x24, 0x27) AM_DEVREADWRITE("z80sio_0", z80sio0_device, ba_cd_r, ba_cd_w)
+ AM_RANGE(0x24, 0x27) AM_READWRITE(p8k_port24_r,p8k_port24_w)
+ AM_RANGE(0x28, 0x2b) AM_DEVREADWRITE("z80sio_1", z80sio0_device, ba_cd_r, ba_cd_w)
+ AM_RANGE(0x2c, 0x2f) AM_DEVREADWRITE("z80ctc_1", z80ctc_device, read, write)
+ AM_RANGE(0x3c, 0x3c) AM_DEVREADWRITE("z80dma", z80dma_device, read, write)
+ADDRESS_MAP_END
+
+
+
+READ8_MEMBER( p8k_state::p8k_port0_r )
+{
+ return 0;
+}
+
+// see memory explanation above
+WRITE8_MEMBER( p8k_state::p8k_port0_w )
+{
+ UINT8 breg = m_maincpu->state_int(Z80_B) >> 4;
+ if ((data==1) || (data==2) || (data==4))
+ {
+ char banknum[8];
+ sprintf(banknum,"bank%d", breg);
+
+ offset = 0;
+ if (data==2)
+ offset = 16;
+ else
+ if (data==4)
+ offset = 32;
+
+ offset += breg;
+
+ membank(banknum)->set_entry(offset);
+ }
+ else
+ if (data)
+ printf("Invalid data %X for bank %d\n",data,breg);
+}
+
+READ8_MEMBER( p8k_state::p8k_port24_r )
+{
+ if (offset == 3)
+ return 0xff;
+ if (offset == 2)
+ return m_term_data;
+
+ return 0;
+}
+
+WRITE8_MEMBER( p8k_state::p8k_port24_w )
+{
+ if (offset == 2)
+ m_terminal->write(space, 0, data);
+}
+
+WRITE8_MEMBER( p8k_state::kbd_put )
+{
+ address_space &mem = m_maincpu->space(AS_PROGRAM);
+ m_term_data = data;
+ // This is a dreadful hack..
+ // simulate interrupt by saving current pc on
+ // the stack and jumping to interrupt handler.
+ UINT16 spreg = m_maincpu->state_int(Z80_SP);
+ UINT16 pcreg = m_maincpu->state_int(Z80_PC);
+ spreg--;
+ mem.write_byte(spreg, pcreg >> 8);
+ spreg--;
+ mem.write_byte(spreg, pcreg);
+ m_maincpu->set_state_int(Z80_SP, spreg);
+ m_maincpu->set_state_int(Z80_PC, 0x078A);
+}
+
+/***************************************************************************
+
+ P8000 8bit Peripherals
+
+****************************************************************************/
+
+WRITE_LINE_MEMBER( p8k_state::p8k_daisy_interrupt )
+{
+ m_maincpu->set_input_line(0, state);
+}
+
+/* Z80 DMA */
+
+WRITE_LINE_MEMBER( p8k_state::p8k_dma_irq_w )
+{
+ i8272a_device *i8272 = machine().device<i8272a_device>("i8272");
+ i8272->tc_w(state);
+
+ p8k_daisy_interrupt(state);
+}
+
+READ8_MEMBER(p8k_state::memory_read_byte)
+{
+ address_space& prog_space = m_maincpu->space(AS_PROGRAM);
+ return prog_space.read_byte(offset);
+}
+
+WRITE8_MEMBER(p8k_state::memory_write_byte)
+{
+ address_space& prog_space = m_maincpu->space(AS_PROGRAM);
+ prog_space.write_byte(offset, data);
+}
+
+READ8_MEMBER(p8k_state::io_read_byte)
+{
+ address_space& prog_space = m_maincpu->space(AS_IO);
+ return prog_space.read_byte(offset);
+}
+
+WRITE8_MEMBER(p8k_state::io_write_byte)
+{
+ address_space& prog_space = m_maincpu->space(AS_IO);
+ prog_space.write_byte(offset, data);
+}
+
+
+/* Z80 Daisy Chain */
+
+static const z80_daisy_config p8k_daisy_chain[] =
+{
+ { "z80dma" }, /* FDC related */
+ { "z80pio_2" },
+ { "z80ctc_0" },
+ { "z80sio_0" },
+ { "z80sio_1" },
+ { "z80pio_0" },
+ { "z80pio_1" },
+ { "z80ctc_1" },
+ { NULL }
+};
+
+/* Intel 8272 Interface */
+
+DECLARE_WRITE_LINE_MEMBER( p8k_state::fdc_irq )
+{
+ z80pio_device *z80pio = machine().device<z80pio_device>("z80pio_2");
+
+ z80pio->port_b_write(state ? 0x10 : 0x00);
+}
+
+void p8k_state::machine_start()
+{
+}
+
+static SLOT_INTERFACE_START( p8k_floppies )
+ SLOT_INTERFACE( "525hd", FLOPPY_525_HD )
+SLOT_INTERFACE_END
+
+/* Input ports */
+static INPUT_PORTS_START( p8k )
+ PORT_START("DSW")
+ PORT_BIT( 0x7f, 0x7f, IPT_UNUSED )
+ PORT_DIPNAME( 0x80, 0x00, "Hardware Test")
+ PORT_DIPSETTING( 0x00, DEF_STR(Off))
+ PORT_DIPSETTING( 0x80, DEF_STR(On))
+INPUT_PORTS_END
+
+
+MACHINE_RESET_MEMBER(p8k_state,p8k)
+{
+ membank("bank0")->set_entry(0);
+ membank("bank1")->set_entry(0);
+ membank("bank2")->set_entry(0);
+ membank("bank3")->set_entry(0);
+ membank("bank4")->set_entry(0);
+ membank("bank5")->set_entry(0);
+ membank("bank6")->set_entry(0);
+ membank("bank7")->set_entry(0);
+ membank("bank8")->set_entry(0);
+ membank("bank9")->set_entry(0);
+ membank("bank10")->set_entry(0);
+ membank("bank11")->set_entry(0);
+ membank("bank12")->set_entry(0);
+ membank("bank13")->set_entry(0);
+ membank("bank14")->set_entry(0);
+ membank("bank15")->set_entry(0);
+}
+
+DRIVER_INIT_MEMBER(p8k_state,p8k)
+{
+ UINT8 *RAM = memregion("maincpu")->base();
+ membank("bank0")->configure_entries(0, 48, &RAM[0x0000], 0x1000);
+ membank("bank1")->configure_entries(0, 48, &RAM[0x0000], 0x1000);
+ membank("bank2")->configure_entries(0, 48, &RAM[0x0000], 0x1000);
+ membank("bank3")->configure_entries(0, 48, &RAM[0x0000], 0x1000);
+ membank("bank4")->configure_entries(0, 48, &RAM[0x0000], 0x1000);
+ membank("bank5")->configure_entries(0, 48, &RAM[0x0000], 0x1000);
+ membank("bank6")->configure_entries(0, 48, &RAM[0x0000], 0x1000);
+ membank("bank7")->configure_entries(0, 48, &RAM[0x0000], 0x1000);
+ membank("bank8")->configure_entries(0, 48, &RAM[0x0000], 0x1000);
+ membank("bank9")->configure_entries(0, 48, &RAM[0x0000], 0x1000);
+ membank("bank10")->configure_entries(0, 48, &RAM[0x0000], 0x1000);
+ membank("bank11")->configure_entries(0, 48, &RAM[0x0000], 0x1000);
+ membank("bank12")->configure_entries(0, 48, &RAM[0x0000], 0x1000);
+ membank("bank13")->configure_entries(0, 48, &RAM[0x0000], 0x1000);
+ membank("bank14")->configure_entries(0, 48, &RAM[0x0000], 0x1000);
+ membank("bank15")->configure_entries(0, 48, &RAM[0x0000], 0x1000);
+}
+
+
+/***************************************************************************
+
+ P8000 16bit
+
+****************************************************************************/
+
+WRITE8_MEMBER( p8k_state::kbd_put_16 )
+{
+ address_space &mem = m_maincpu->space(AS_DATA);
+ // keyboard int handler is at 0x0700
+ m_term_data = data;
+ // This is another dire hack..
+ UINT8 offs = mem.read_byte(0x43a5);
+ UINT16 addr = 0x41b0 + (UINT16) offs;
+ mem.write_byte(addr, data);
+ mem.write_byte(0x43a0, 1);
+}
+
+MACHINE_RESET_MEMBER(p8k_state,p8k_16)
+{
+}
+
+READ16_MEMBER( p8k_state::portff82_r )
+{
+ if (offset == 3) // FF87
+ return 0xff;
+ else
+ if (offset == 1) // FF83
+ return m_term_data;
+ return 0;
+}
+
+WRITE16_MEMBER( p8k_state::portff82_w )
+{
+ if (offset == 1) // FF83
+ {
+ address_space &mem = m_maincpu->space(AS_PROGRAM);
+ m_terminal->write(mem, 0, data);
+ }
+}
+
+static ADDRESS_MAP_START(p8k_16_memmap, AS_PROGRAM, 16, p8k_state)
+ AM_RANGE(0x00000, 0x03fff) AM_ROM AM_SHARE("share0")
+ AM_RANGE(0x04000, 0x07fff) AM_RAM AM_SHARE("share1")
+ AM_RANGE(0x08000, 0xfffff) AM_RAM AM_SHARE("share2")
+ADDRESS_MAP_END
+
+static ADDRESS_MAP_START(p8k_16_datamap, AS_DATA, 16, p8k_state)
+ AM_RANGE(0x00000, 0x03fff) AM_ROM AM_SHARE("share0")
+ AM_RANGE(0x04000, 0x07fff) AM_RAM AM_SHARE("share1")
+ AM_RANGE(0x08000, 0xfffff) AM_RAM AM_SHARE("share2")
+ADDRESS_MAP_END
+
+
+static ADDRESS_MAP_START(p8k_16_iomap, AS_IO, 16, p8k_state)
+// AM_RANGE(0x0fef0, 0x0feff) // clock
+ //AM_RANGE(0x0ff80, 0x0ff87) AM_DEVREADWRITE8("z80sio_0", z80sio0_device, ba_cd_r, ba_cd_w, 0xff)
+ AM_RANGE(0x0ff80, 0x0ff87) AM_READWRITE(portff82_r,portff82_w)
+ AM_RANGE(0x0ff88, 0x0ff8f) AM_DEVREADWRITE8("z80sio_1", z80sio0_device, ba_cd_r, ba_cd_w, 0xff) //"z80sio_1",
+ AM_RANGE(0x0ff90, 0x0ff97) AM_DEVREADWRITE8("z80pio_0", z80pio_device, read_alt, write_alt, 0xff) //"z80pio_0",
+ AM_RANGE(0x0ff98, 0x0ff9f) AM_DEVREADWRITE8("z80pio_1", z80pio_device, read_alt, write_alt, 0xff) //"z80pio_1",
+ AM_RANGE(0x0ffa0, 0x0ffa7) AM_DEVREADWRITE8("z80pio_2", z80pio_device, read_alt, write_alt, 0xff) //"z80pio_2",
+ AM_RANGE(0x0ffa8, 0x0ffaf) AM_DEVREADWRITE8("z80ctc_0", z80ctc_device, read, write, 0xff) //"z80ctc_0",
+ AM_RANGE(0x0ffb0, 0x0ffb7) AM_DEVREADWRITE8("z80ctc_1", z80ctc_device, read, write, 0xff) //"z80ctc_1",
+// AM_RANGE(0x0ffc0, 0x0ffc1) // SCR
+// AM_RANGE(0x0ffc8, 0x0ffc9) // SBR
+// AM_RANGE(0x0ffd0, 0x0ffd1) // NBR
+// AM_RANGE(0x0ffd8, 0x0ffd9) // SNVR
+// AM_RANGE(0x0ffe0, 0x0ffe1) // RETI
+// AM_RANGE(0x0fff0, 0x0fff1) // TRPL
+// AM_RANGE(0x0fff8, 0x0fff9) // IF1L
+ADDRESS_MAP_END
+
+
+/***************************************************************************
+
+ P8000 16bit Peripherals
+
+****************************************************************************/
+
+WRITE_LINE_MEMBER( p8k_state::p8k_16_daisy_interrupt )
+{
+ // this must be studied a little bit more :-)
+}
+
+
+/* Z80 Daisy Chain */
+
+static const z80_daisy_config p8k_16_daisy_chain[] =
+{
+ { "z80ctc_0" },
+ { "z80ctc_1" },
+ { "z80sio_0" },
+ { "z80sio_1" },
+ { "z80pio_0" },
+ { "z80pio_1" },
+ { "z80pio_2" },
+ { NULL }
+};
+
+
+
+#if 0
+/* F4 Character Displayer */
+static const gfx_layout p8k_charlayout =
+{
+ 8, 12, /* 8 x 12 characters */
+ 256, /* 256 characters */
+ 1, /* 1 bits per pixel */
+ { 0 }, /* no bitplanes */
+ /* x offsets */
+ { 0, 1, 2, 3, 4, 5, 6, 7 },
+ /* y offsets */
+ { 0*8, 1*8, 2*8, 3*8, 4*8, 5*8, 6*8, 7*8, 8*8, 9*8, 10*8, 11*8 },
+ 8*16 /* every char takes 16 bytes */
+};
+
+static GFXDECODE_START( p8k )
+ GFXDECODE_ENTRY( "chargen", 0x0000, p8k_charlayout, 0, 1 )
+GFXDECODE_END
+#endif
+
+
+/***************************************************************************
+
+ Machine Drivers
+
+****************************************************************************/
+
+static MACHINE_CONFIG_START( p8k, p8k_state )
+ /* basic machine hardware */
+ MCFG_CPU_ADD("maincpu", Z80, XTAL_4MHz )
+ MCFG_CPU_CONFIG(p8k_daisy_chain)
+ MCFG_CPU_PROGRAM_MAP(p8k_memmap)
+ MCFG_CPU_IO_MAP(p8k_iomap)
+ MCFG_MACHINE_RESET_OVERRIDE(p8k_state,p8k)
+
+ /* peripheral hardware */
+ MCFG_DEVICE_ADD("z80dma", Z80DMA, XTAL_4MHz)
+ MCFG_Z80DMA_OUT_BUSREQ_CB(WRITELINE(p8k_state, p8k_dma_irq_w))
+ MCFG_Z80DMA_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
+ MCFG_Z80DMA_IN_MREQ_CB(READ8(p8k_state, memory_read_byte))
+ MCFG_Z80DMA_OUT_MREQ_CB(WRITE8(p8k_state, memory_write_byte))
+ MCFG_Z80DMA_IN_IORQ_CB(READ8(p8k_state, io_read_byte))
+ MCFG_Z80DMA_OUT_IORQ_CB(WRITE8(p8k_state, io_write_byte))
+
+ MCFG_DEVICE_ADD("z80ctc_0", Z80CTC, 1229000) /* 1.22MHz clock */
+ // to implement: callbacks!
+ // manual states the callbacks should go to
+ // Baud Gen 3, FDC, System-Kanal
+ MCFG_Z80CTC_INTR_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
+
+ MCFG_DEVICE_ADD("z80ctc_1", Z80CTC, 1229000) /* 1.22MHz clock */
+ // to implement: callbacks!
+ // manual states the callbacks should go to
+ // Baud Gen 0, Baud Gen 1, Baud Gen 2,
+ MCFG_Z80CTC_INTR_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
+
+ MCFG_Z80SIO0_ADD("z80sio_0", XTAL_4MHz, 0, 0, 0, 0)
+ MCFG_Z80DART_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
+ MCFG_Z80SIO0_ADD("z80sio_1", XTAL_4MHz, 0, 0, 0, 0)
+ MCFG_Z80DART_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
+
+ MCFG_DEVICE_ADD("z80pio_0", Z80PIO, 1229000)
+ MCFG_Z80PIO_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
+
+ MCFG_DEVICE_ADD("z80pio_1", Z80PIO, 1229000)
+ MCFG_Z80PIO_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
+
+ MCFG_DEVICE_ADD("z80pio_2", Z80PIO, 1229000)
+ MCFG_Z80PIO_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
+ MCFG_Z80PIO_IN_PA_CB(IOPORT("DSW"))
+
+ MCFG_I8272A_ADD("i8272", true)
+ MCFG_UPD765_DRQ_CALLBACK(DEVWRITELINE("z80dma", z80dma_device, rdy_w))
+ MCFG_FLOPPY_DRIVE_ADD("i8272:0", p8k_floppies, "525hd", floppy_image_device::default_floppy_formats)
+ MCFG_FLOPPY_DRIVE_ADD("i8272:1", p8k_floppies, "525hd", floppy_image_device::default_floppy_formats)
+
+ /* sound hardware */
+ MCFG_SPEAKER_STANDARD_MONO("mono")
+
+ MCFG_SOUND_ADD("beeper", BEEP, 0)
+ MCFG_SOUND_ROUTE(ALL_OUTPUTS, "mono", 0.5)
+
+ /* video hardware */
+ MCFG_DEVICE_ADD(TERMINAL_TAG, GENERIC_TERMINAL, 0)
+ MCFG_GENERIC_TERMINAL_KEYBOARD_CB(WRITE8(p8k_state, kbd_put))
+MACHINE_CONFIG_END
+
+static MACHINE_CONFIG_START( p8k_16, p8k_state )
+ /* basic machine hardware */
+ MCFG_CPU_ADD("maincpu", Z8001, XTAL_4MHz )
+ MCFG_CPU_CONFIG(p8k_16_daisy_chain)
+ MCFG_CPU_PROGRAM_MAP(p8k_16_memmap)
+ MCFG_CPU_DATA_MAP(p8k_16_datamap)
+ MCFG_CPU_IO_MAP(p8k_16_iomap)
+ MCFG_MACHINE_RESET_OVERRIDE(p8k_state,p8k_16)
+
+ /* peripheral hardware */
+ MCFG_DEVICE_ADD("z80ctc_0", Z80CTC, XTAL_4MHz)
+ MCFG_Z80CTC_INTR_CB(WRITELINE(p8k_state, p8k_16_daisy_interrupt))
+
+ MCFG_DEVICE_ADD("z80ctc_1", Z80CTC, XTAL_4MHz)
+ MCFG_Z80CTC_INTR_CB(WRITELINE(p8k_state, p8k_16_daisy_interrupt))
+
+ MCFG_Z80SIO0_ADD("z80sio_0", XTAL_4MHz, 0, 0, 0, 0)
+ MCFG_Z80DART_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
+ MCFG_Z80SIO0_ADD("z80sio_1", XTAL_4MHz, 0, 0, 0, 0)
+ MCFG_Z80DART_OUT_INT_CB(INPUTLINE("maincpu", INPUT_LINE_IRQ0))
+
+ MCFG_DEVICE_ADD("z80pio_0", Z80PIO, XTAL_4MHz)
+ MCFG_Z80PIO_OUT_INT_CB(WRITELINE(p8k_state, p8k_16_daisy_interrupt))
+
+ MCFG_DEVICE_ADD("z80pio_1", Z80PIO, XTAL_4MHz)
+ MCFG_Z80PIO_OUT_INT_CB(WRITELINE(p8k_state, p8k_16_daisy_interrupt))
+
+ MCFG_DEVICE_ADD("z80pio_2", Z80PIO, XTAL_4MHz)
+ MCFG_Z80PIO_OUT_INT_CB(WRITELINE(p8k_state, p8k_16_daisy_interrupt))
+
+ /* sound hardware */
+ MCFG_SPEAKER_STANDARD_MONO("mono")
+ MCFG_SOUND_ADD("beeper", BEEP, 0)
+ MCFG_SOUND_ROUTE(ALL_OUTPUTS, "mono", 0.5)
+
+ /* video hardware */
+ MCFG_DEVICE_ADD(TERMINAL_TAG, GENERIC_TERMINAL, 0)
+ MCFG_GENERIC_TERMINAL_KEYBOARD_CB(WRITE8(p8k_state, kbd_put_16))
+MACHINE_CONFIG_END
+
+/* ROM definition */
+ROM_START( p8000 )
+ ROM_REGION( 0x30000, "maincpu", 0 )
+ ROM_LOAD("mon8_1_3.1", 0x0000, 0x1000, CRC(ad1bb118) SHA1(2332963acd74d5d1a009d9bce8a2b108de01d2a5))
+ ROM_LOAD("mon8_2_3.1", 0x1000, 0x1000, CRC(daced7c2) SHA1(f1f778e72568961b448020fc543ed6e81bbe81b1))
+
+ // this is for the p8000's terminal, not the p8000 itself
+ ROM_REGION( 0x1000, "chargen", 0 )
+ ROM_LOAD("p8t_zs", 0x0000, 0x0800, CRC(f9321251) SHA1(a6a796b58d50ec4a416f2accc34bd76bc83f18ea))
+ ROM_LOAD("p8tdzs.2", 0x0800, 0x0800, CRC(32736503) SHA1(6a1d7c55dddc64a7d601dfdbf917ce1afaefbb0a))
+ROM_END
+
+ROM_START( p8000_16 )
+ ROM_REGION16_BE( 0x4000, "maincpu", 0 )
+ ROM_LOAD16_BYTE("mon16_1h_3.1_udos", 0x0000, 0x1000, CRC(0c3c28da) SHA1(0cd35444c615b404ebb9cf80da788593e573ddb5))
+ ROM_LOAD16_BYTE("mon16_1l_3.1_udos", 0x0001, 0x1000, CRC(e8857bdc) SHA1(f89c65cbc479101130c71806fd3ddc28e6383f12))
+ ROM_LOAD16_BYTE("mon16_2h_3.1_udos", 0x2000, 0x1000, CRC(cddf58d5) SHA1(588bad8df75b99580459c7a8e898a3396907e3a4))
+ ROM_LOAD16_BYTE("mon16_2l_3.1_udos", 0x2001, 0x1000, CRC(395ee7aa) SHA1(d72fadb1608cd0915cd5ce6440897303ac5a12a6))
+
+ // this is for the p8000's terminal, not the p8000 itself
+ ROM_REGION( 0x1000, "chargen", 0 )
+ ROM_LOAD("p8t_zs", 0x0000, 0x0800, CRC(f9321251) SHA1(a6a796b58d50ec4a416f2accc34bd76bc83f18ea))
+ ROM_LOAD("p8tdzs.2", 0x0800, 0x0800, CRC(32736503) SHA1(6a1d7c55dddc64a7d601dfdbf917ce1afaefbb0a))
+ROM_END
+
+/* Driver */
+
+/* YEAR NAME PARENT COMPAT MACHINE INPUT INIT COMPANY FULLNAME FLAGS */
+COMP( 1989, p8000, 0, 0, p8k, p8k, p8k_state, p8k, "EAW electronic Treptow", "P8000 (8bit Board)", MACHINE_NOT_WORKING)
+COMP( 1989, p8000_16, p8000, 0, p8k_16, p8k, driver_device, 0, "EAW electronic Treptow", "P8000 (16bit Board)", MACHINE_NOT_WORKING)