diff options
Diffstat (limited to 'src/mame/drivers/m79amb.c')
-rw-r--r-- | src/mame/drivers/m79amb.c | 205 |
1 files changed, 205 insertions, 0 deletions
diff --git a/src/mame/drivers/m79amb.c b/src/mame/drivers/m79amb.c new file mode 100644 index 00000000000..7ac5aae4a41 --- /dev/null +++ b/src/mame/drivers/m79amb.c @@ -0,0 +1,205 @@ +/* Ramtek M79 Ambush + + +The following chart explains the settings of the eight switches on +the DIP switch. A plus(+) in the column means the toggle switch is +up on the plus side of the DIP switch. + + SWITCHES + | 12 | 345 | 678 | +------------------------------------------------| +Length of Game (seconds) | | | | + 60 | 00 | | | + 90 | 0+ | | | + 90 | +0 | | | + 120 | ++ | | | +-------------------------+------+-------+-------| +Points for Extended Time | | | | + 1500 | | 000 | | + 2500 | | +00 | | + 3500 | | 0+0 | | + 5000 | | ++0 | | + NO extended time | | +++ | | +-------------------------+------+-------+-------| +Coins Per Game | | | | + Free Play - two players | | | 0++ | + One Coin - two players | | | 0+0 | + One Coin - each player | | | 000 | + Two Coins - each player | | | +00 | +------------------------------------------------- + + +Based on extensive tests on location, the factory settings for the +most universal combinations are: + 60 second long game + 2500 points for extended play 12345678 + On coin each player 00+00000 + +Ports: + In: + 8000 DIP SW + 8002 D0=VBlank + 8004 Game Switch Inputs + 8005 Game Switch Inputs + + Out: + 8000 + 8001 Mask Sel (Manual calls it "Select All RAM") + 8002 Sound Control (According to Manual) + 8003 D0=SelfTest LED + + */ +#include "driver.h" + +WRITE8_HANDLER( ramtek_videoram_w ); + +INTERRUPT_GEN( invaders_interrupt ); +void ramtek_sh_update(void); +WRITE8_HANDLER( ramtek_mask_w ); + +/* + * since these functions aren't used anywhere else, i've made them + * static, and included them here + */ +static const int ControllerTable[32] = { + 0 , 1 , 3 , 2 , 6 , 7 , 5 , 4 , + 12 , 13 , 15 , 14 , 10 , 11 , 9 , 8 , + 24 , 25 , 27 , 26 , 30 , 31 , 29 , 28 , + 20 , 21 , 23 , 22 , 18 , 19 , 17 , 16 +}; + +static READ8_HANDLER( gray5bit_controller0_r ) +{ + return (input_port_2_r(0) & 0xe0) | (~ControllerTable[input_port_2_r(0) & 0x1f] & 0x1f); +} + +static READ8_HANDLER( gray5bit_controller1_r ) +{ + return (input_port_3_r(0) & 0xe0) | (~ControllerTable[input_port_3_r(0) & 0x1f] & 0x1f); +} + +static ADDRESS_MAP_START( readmem, ADDRESS_SPACE_PROGRAM, 8 ) + AM_RANGE(0x0000, 0x1fff) AM_READ(MRA8_ROM) + AM_RANGE(0x4000, 0x63ff) AM_READ(MRA8_RAM) + AM_RANGE(0x8000, 0x8000) AM_READ(input_port_0_r) + AM_RANGE(0x8002, 0x8002) AM_READ(input_port_1_r) + AM_RANGE(0x8004, 0x8004) AM_READ(gray5bit_controller0_r) + AM_RANGE(0x8005, 0x8005) AM_READ(gray5bit_controller1_r) + AM_RANGE(0xC000, 0xC07f) AM_READ(MRA8_RAM) /* ?? */ + AM_RANGE(0xC200, 0xC27f) AM_READ(MRA8_RAM) /* ?? */ +ADDRESS_MAP_END + +static WRITE8_HANDLER( sound_w ) +{ +} + +static ADDRESS_MAP_START( writemem, ADDRESS_SPACE_PROGRAM, 8 ) + AM_RANGE(0x0000, 0x1fff) AM_WRITE(MWA8_ROM) + AM_RANGE(0x4000, 0x43ff) AM_WRITE(MWA8_RAM) + AM_RANGE(0x4400, 0x5fff) AM_WRITE(ramtek_videoram_w) AM_BASE(&videoram) + AM_RANGE(0x6000, 0x63ff) AM_WRITE(MWA8_RAM) /* ?? */ + AM_RANGE(0x8001, 0x8001) AM_WRITE(ramtek_mask_w) + AM_RANGE(0x8000, 0x8000) AM_WRITE(sound_w) /* sound_w listed twice?? */ + AM_RANGE(0x8002, 0x8003) AM_WRITE(sound_w) /* Manual Shows sound control at 0x8002 */ + AM_RANGE(0xC000, 0xC07f) AM_WRITE(MWA8_RAM) /* ?? */ + AM_RANGE(0xC200, 0xC27f) AM_WRITE(MWA8_RAM) /* ?? */ +ADDRESS_MAP_END + + +static INPUT_PORTS_START( m79amb ) + PORT_START /* 8000 */ + PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_UNKNOWN ) /* dip switch */ + PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_UNUSED ) + PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_UNUSED ) + PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_UNUSED ) + PORT_BIT( 0x10, IP_ACTIVE_HIGH, IPT_UNUSED ) + PORT_BIT( 0x20, IP_ACTIVE_HIGH, IPT_UNUSED ) + PORT_BIT( 0x40, IP_ACTIVE_HIGH, IPT_UNUSED ) + PORT_BIT( 0x80, IP_ACTIVE_HIGH, IPT_UNUSED ) + + PORT_START /* 8002 */ + PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_VBLANK ) + PORT_BIT( 0x02, IP_ACTIVE_LOW, IPT_START1 ) + PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_COIN1 ) + PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_TILT ) + PORT_BIT( 0x10, IP_ACTIVE_LOW, IPT_UNUSED ) + PORT_BIT( 0x20, IP_ACTIVE_LOW, IPT_UNUSED ) + PORT_BIT( 0x40, IP_ACTIVE_LOW, IPT_UNUSED ) + PORT_BIT( 0x80, IP_ACTIVE_LOW, IPT_UNUSED ) + + PORT_START /* 8004 */ + PORT_BIT( 0x1f, 0x10, IPT_PADDLE ) PORT_MINMAX(0,0x1f) PORT_SENSITIVITY(25) PORT_KEYDELTA(10) PORT_CENTERDELTA(0) + PORT_BIT( 0x20, IP_ACTIVE_LOW, IPT_BUTTON1 ) + PORT_BIT( 0x40, IP_ACTIVE_LOW, IPT_UNKNOWN ) + PORT_BIT( 0x80, IP_ACTIVE_LOW, IPT_UNKNOWN ) + + PORT_START /* 8005 */ + PORT_BIT( 0x1f, 0x10, IPT_PADDLE ) PORT_MINMAX(0,0x1f) PORT_SENSITIVITY(25) PORT_KEYDELTA(10) PORT_CENTERDELTA(0) PORT_PLAYER(2) + PORT_BIT( 0x20, IP_ACTIVE_LOW, IPT_BUTTON2 ) + PORT_BIT( 0x40, IP_ACTIVE_LOW, IPT_UNKNOWN ) + PORT_BIT( 0x80, IP_ACTIVE_LOW, IPT_UNKNOWN ) + +INPUT_PORTS_END + + +static INTERRUPT_GEN( M79_interrupt ) +{ + cpunum_set_input_line_and_vector(0, 0, HOLD_LINE, 0xcf); /* RST 08h */ +} + +static DRIVER_INIT( m79amb ) +{ + UINT8 *rom = memory_region(REGION_CPU1); + int i; + + /* PROM data is active low */ + for (i = 0;i < 0x2000;i++) + rom[i] = ~rom[i]; +} + +static MACHINE_DRIVER_START( m79amb ) + + /* basic machine hardware */ + MDRV_CPU_ADD(8080, 1996800) + MDRV_CPU_PROGRAM_MAP(readmem,writemem) + MDRV_CPU_VBLANK_INT(M79_interrupt,1) + + MDRV_SCREEN_REFRESH_RATE(60) + MDRV_SCREEN_VBLANK_TIME(DEFAULT_REAL_60HZ_VBLANK_DURATION) + + /* video hardware */ + MDRV_VIDEO_ATTRIBUTES(VIDEO_TYPE_RASTER) + MDRV_SCREEN_FORMAT(BITMAP_FORMAT_RGB32) + MDRV_SCREEN_SIZE(32*8, 28*8) + MDRV_SCREEN_VISIBLE_AREA(0*8, 32*8-1, 0*8, 28*8-1) + MDRV_VIDEO_START(generic_bitmapped) + MDRV_VIDEO_UPDATE(generic_bitmapped) + + /* sound hardware */ +MACHINE_DRIVER_END + + + +ROM_START( m79amb ) + ROM_REGION( 0x10000, REGION_CPU1, 0 ) + ROM_LOAD( "m79.10t", 0x0000, 0x0200, CRC(ccf30b1e) SHA1(c1a77f8dc81c491928f81121ca5c9b7f8753794f) ) + ROM_LOAD( "m79.9t", 0x0200, 0x0200, CRC(daf807dd) SHA1(16cd9d553bfb111c8380966cbde39dbddd5fe58c) ) + ROM_LOAD( "m79.8t", 0x0400, 0x0200, CRC(79fafa02) SHA1(440620f5be44febdd7c64014739dc71fb570cc92) ) + ROM_LOAD( "m79.7t", 0x0600, 0x0200, CRC(06f511f8) SHA1(a8dcaec0723b8ac9ad9474e3e931a23d7aa4ec23) ) + ROM_LOAD( "m79.6t", 0x0800, 0x0200, CRC(24634390) SHA1(bc5f2ae5a49904dde1bd5e6b134571bf1d912735) ) + ROM_LOAD( "m79.5t", 0x0a00, 0x0200, CRC(95252aa6) SHA1(e7ea598f864510557b511682a5d2223a512ff029) ) + ROM_LOAD( "m79.4t", 0x0c00, 0x0200, CRC(54cffb0f) SHA1(4a4ad921ef6324c927a2e4a9da624d8096b6d87b) ) + ROM_LOAD( "m79.3ta", 0x0e00, 0x0200, CRC(27db5ede) SHA1(890587181497ed6e1d45ed501790a6d4d3315f00) ) + ROM_LOAD( "m79.10u", 0x1000, 0x0200, CRC(e41d13d2) SHA1(cc2911f46a0465305e4c7bc08f55acd065f93534) ) + ROM_LOAD( "m79.9u", 0x1200, 0x0200, CRC(e35f5616) SHA1(394ad92ad7dd233ece17335cf20aef8861b41508) ) + ROM_LOAD( "m79.8u", 0x1400, 0x0200, CRC(14eafd7c) SHA1(ca2d17f6ae1c3ff461a1b2bc6f37622e70cdaae8) ) + ROM_LOAD( "m79.7u", 0x1600, 0x0200, CRC(b9864f25) SHA1(9330cf96b7bce13e0ee3ad746b00e82ef10c3989) ) + ROM_LOAD( "m79.6u", 0x1800, 0x0200, CRC(dd25197f) SHA1(13eaf40251de82e817f488a9de738aadd8f6715e) ) + ROM_LOAD( "m79.5u", 0x1a00, 0x0200, CRC(251545e2) SHA1(05a0d5e8f143ea376fb3c517cf5e9d0d3534b933) ) + ROM_LOAD( "m79.4u", 0x1c00, 0x0200, CRC(b5f55c75) SHA1(f478cde73ae961be7b58c769f035eef58fd45555) ) + ROM_LOAD( "m79.3u", 0x1e00, 0x0200, CRC(e968691a) SHA1(7024d10f2af195fc4050861706b1f3d22cb22a9c) ) +ROM_END + + + +GAME( 1977, m79amb, 0, m79amb, m79amb, m79amb, ROT0, "RamTek", "M79 Ambush", GAME_NO_SOUND ) |