summaryrefslogtreecommitdiffstatshomepage
path: root/src/emu/machine/8237dma.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/emu/machine/8237dma.h')
-rw-r--r--src/emu/machine/8237dma.h70
1 files changed, 35 insertions, 35 deletions
diff --git a/src/emu/machine/8237dma.h b/src/emu/machine/8237dma.h
index 94e285b1248..5e8838d8109 100644
--- a/src/emu/machine/8237dma.h
+++ b/src/emu/machine/8237dma.h
@@ -60,17 +60,17 @@
struct i8237_interface
{
- devcb_write_line m_out_hrq_cb;
- devcb_write_line m_out_eop_cb;
+ devcb_write_line m_out_hrq_cb;
+ devcb_write_line m_out_eop_cb;
/* accessors to main memory */
- devcb_read8 m_in_memr_cb;
- devcb_write8 m_out_memw_cb;
+ devcb_read8 m_in_memr_cb;
+ devcb_write8 m_out_memw_cb;
/* channel accessors */
- devcb_read8 m_in_ior_cb[4];
- devcb_write8 m_out_iow_cb[4];
- devcb_write_line m_out_dack_cb[4];
+ devcb_read8 m_in_ior_cb[4];
+ devcb_write8 m_out_iow_cb[4];
+ devcb_write_line m_out_dack_cb[4];
};
@@ -78,11 +78,11 @@ struct i8237_interface
// ======================> i8237_device
class i8237_device : public device_t,
- public i8237_interface
+ public i8237_interface
{
public:
- // construction/destruction
- i8237_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
+ // construction/destruction
+ i8237_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
/* register access */
UINT8 i8237_r(UINT32 offset);
@@ -97,12 +97,12 @@ public:
void i8237_timerproc();
protected:
- // device-level overrides
- virtual void device_config_complete();
- virtual void device_start();
- virtual void device_reset();
- virtual void device_post_load() { }
- virtual void device_clock_changed() { }
+ // device-level overrides
+ virtual void device_config_complete();
+ virtual void device_start();
+ virtual void device_reset();
+ virtual void device_post_load() { }
+ virtual void device_clock_changed() { }
static TIMER_CALLBACK( i8237_timerproc_callback );
static TIMER_CALLBACK( receive_event_callback );
@@ -117,19 +117,19 @@ private:
/* States that the i8237 device can be in */
enum dma8237_state
{
- DMA8237_SI, /* Idle state */
- DMA8237_S0, /* HRQ has been triggered, waiting to receive HLDA */
+ DMA8237_SI, /* Idle state */
+ DMA8237_S0, /* HRQ has been triggered, waiting to receive HLDA */
// DMA8237_SW, /* Wait state */
- DMA8237_SC, /* Cascade mode, waiting for peripheral */
+ DMA8237_SC, /* Cascade mode, waiting for peripheral */
/* Normal transfer states */
- DMA8237_S1, /* Output A8-A15; only used when A8-A15 really needs to be output */
- DMA8237_S2, /* Output A0-A7 */
- DMA8237_S3, /* Initiate read; skipped in compressed timing. On the S2->S3 transition DACK is set. */
- DMA8237_S4, /* Perform read/write */
+ DMA8237_S1, /* Output A8-A15; only used when A8-A15 really needs to be output */
+ DMA8237_S2, /* Output A0-A7 */
+ DMA8237_S3, /* Initiate read; skipped in compressed timing. On the S2->S3 transition DACK is set. */
+ DMA8237_S4, /* Perform read/write */
/* Memory to memory transfer states */
- DMA8237_S11, /* Output A8-A15 */
+ DMA8237_S11, /* Output A8-A15 */
// DMA8237_S12, /* Output A0-A7 */
// DMA8237_S13, /* Initiate read */
// DMA8237_S14, /* Perform read/write */
@@ -139,18 +139,18 @@ private:
// DMA8237_S24, /* Perform read/write */
};
- devcb_resolved_write_line m_out_hrq_func;
- devcb_resolved_write_line m_out_eop_func;
- devcb_resolved_read8 m_in_memr_func;
- devcb_resolved_write8 m_out_memw_func;
+ devcb_resolved_write_line m_out_hrq_func;
+ devcb_resolved_write_line m_out_eop_func;
+ devcb_resolved_read8 m_in_memr_func;
+ devcb_resolved_write8 m_out_memw_func;
emu_timer *m_timer;
struct
{
- devcb_resolved_read8 m_in_ior_func;
- devcb_resolved_write8 m_out_iow_func;
- devcb_resolved_write_line m_out_dack_func;
+ devcb_resolved_read8 m_in_ior_func;
+ devcb_resolved_write8 m_out_iow_func;
+ devcb_resolved_write_line m_out_dack_func;
UINT16 m_base_address;
UINT16 m_base_count;
UINT16 m_address;
@@ -170,12 +170,12 @@ private:
UINT8 m_hlda;
/* bits 0- 3 : Terminal count for channels 0-3
- * bits 4- 7 : Transfer in progress for channels 0-3 */
+ * bits 4- 7 : Transfer in progress for channels 0-3 */
UINT8 m_status;
- dma8237_state m_state; /* State the device is currently in */
- int m_service_channel; /* Channel we will be servicing */
- int m_last_service_channel; /* Previous channel we serviced; used to determine channel priority. */
+ dma8237_state m_state; /* State the device is currently in */
+ int m_service_channel; /* Channel we will be servicing */
+ int m_last_service_channel; /* Previous channel we serviced; used to determine channel priority. */
};