summaryrefslogtreecommitdiffstatshomepage
path: root/src/emu/cpu/ccpu/ccpu.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/emu/cpu/ccpu/ccpu.c')
-rw-r--r--src/emu/cpu/ccpu/ccpu.c356
1 files changed, 178 insertions, 178 deletions
diff --git a/src/emu/cpu/ccpu/ccpu.c b/src/emu/cpu/ccpu/ccpu.c
index b46faffc255..d8490a00e87 100644
--- a/src/emu/cpu/ccpu/ccpu.c
+++ b/src/emu/cpu/ccpu/ccpu.c
@@ -19,28 +19,28 @@
struct ccpu_state
{
- UINT16 PC;
- UINT16 A;
- UINT16 B;
- UINT8 I;
- UINT16 J;
- UINT8 P;
- UINT16 X;
- UINT16 Y;
- UINT16 T;
- UINT16 * acc;
+ UINT16 PC;
+ UINT16 A;
+ UINT16 B;
+ UINT8 I;
+ UINT16 J;
+ UINT8 P;
+ UINT16 X;
+ UINT16 Y;
+ UINT16 T;
+ UINT16 * acc;
- UINT16 a0flag, ncflag, cmpacc, cmpval;
- UINT16 miflag, nextmiflag, nextnextmiflag;
- UINT16 drflag;
+ UINT16 a0flag, ncflag, cmpacc, cmpval;
+ UINT16 miflag, nextmiflag, nextnextmiflag;
+ UINT16 drflag;
- ccpu_input_func external_input;
- ccpu_vector_func vector_callback;
+ ccpu_input_func external_input;
+ ccpu_vector_func vector_callback;
- UINT8 waiting;
- UINT8 watchdog;
+ UINT8 waiting;
+ UINT8 watchdog;
- int icount;
+ int icount;
legacy_cpu_device *device;
address_space *program;
@@ -62,38 +62,38 @@ INLINE ccpu_state *get_safe_token(device_t *device)
MACROS
***************************************************************************/
-#define READOP(C,a) ((C)->direct->read_decrypted_byte(a))
+#define READOP(C,a) ((C)->direct->read_decrypted_byte(a))
-#define RDMEM(C,a) ((C)->data->read_word((a) * 2) & 0xfff)
-#define WRMEM(C,a,v) ((C)->data->write_word((a) * 2, (v)))
+#define RDMEM(C,a) ((C)->data->read_word((a) * 2) & 0xfff)
+#define WRMEM(C,a,v) ((C)->data->write_word((a) * 2, (v)))
-#define READPORT(C,a) ((C)->io->read_byte(a))
-#define WRITEPORT(C,a,v) ((C)->io->write_byte((a), (v)))
+#define READPORT(C,a) ((C)->io->read_byte(a))
+#define WRITEPORT(C,a,v) ((C)->io->write_byte((a), (v)))
-#define SET_A0(C) do { (C)->a0flag = (C)->A; } while (0)
-#define SET_CMP_VAL(C,x) do { (C)->cmpacc = *(C)->acc; (C)->cmpval = (x) & 0xfff; } while (0)
-#define SET_NC(C,a) do { (C)->ncflag = ~(a); } while (0)
-#define SET_MI(C,a) do { (C)->nextnextmiflag = (a); } while (0)
+#define SET_A0(C) do { (C)->a0flag = (C)->A; } while (0)
+#define SET_CMP_VAL(C,x) do { (C)->cmpacc = *(C)->acc; (C)->cmpval = (x) & 0xfff; } while (0)
+#define SET_NC(C,a) do { (C)->ncflag = ~(a); } while (0)
+#define SET_MI(C,a) do { (C)->nextnextmiflag = (a); } while (0)
-#define TEST_A0(C) ((C)->a0flag & 1)
-#define TEST_NC(C) (((C)->ncflag >> 12) & 1)
-#define TEST_MI(C) (((C)->miflag >> 11) & 1)
-#define TEST_LT(C) ((C)->cmpval < (C)->cmpacc)
-#define TEST_EQ(C) ((C)->cmpval == (C)->cmpacc)
-#define TEST_DR(C) ((C)->drflag != 0)
+#define TEST_A0(C) ((C)->a0flag & 1)
+#define TEST_NC(C) (((C)->ncflag >> 12) & 1)
+#define TEST_MI(C) (((C)->miflag >> 11) & 1)
+#define TEST_LT(C) ((C)->cmpval < (C)->cmpacc)
+#define TEST_EQ(C) ((C)->cmpval == (C)->cmpacc)
+#define TEST_DR(C) ((C)->drflag != 0)
-#define NEXT_ACC_A(C) do { SET_MI(C, *(C)->acc); (C)->acc = &(C)->A; } while (0)
-#define NEXT_ACC_B(C) do { SET_MI(C, *(C)->acc); if ((C)->acc == &(C)->A) (C)->acc = &(C)->B; else (C)->acc = &(C)->A; } while (0)
+#define NEXT_ACC_A(C) do { SET_MI(C, *(C)->acc); (C)->acc = &(C)->A; } while (0)
+#define NEXT_ACC_B(C) do { SET_MI(C, *(C)->acc); if ((C)->acc == &(C)->A) (C)->acc = &(C)->B; else (C)->acc = &(C)->A; } while (0)
-#define CYCLES(C,x) do { (C)->icount -= (x); } while (0)
+#define CYCLES(C,x) do { (C)->icount -= (x); } while (0)
#define STANDARD_ACC_OP(C,resexp,cmpval) \
do { \
UINT16 result = resexp; \
- SET_A0(C); /* set the A0 bit based on the previous 'A' value */ \
- SET_CMP_VAL(C,cmpval); /* set the compare values to the previous accumulator and the cmpval */ \
- SET_NC(C,result); /* set the NC flag based on the unmasked result */ \
- *(C)->acc = result & 0xfff; /* store the low 12 bits of the new value */ \
+ SET_A0(C); /* set the A0 bit based on the previous 'A' value */ \
+ SET_CMP_VAL(C,cmpval); /* set the compare values to the previous accumulator and the cmpval */ \
+ SET_NC(C,result); /* set the NC flag based on the unmasked result */ \
+ *(C)->acc = result & 0xfff; /* store the low 12 bits of the new value */ \
} while (0)
@@ -217,20 +217,20 @@ static CPU_EXECUTE( ccpu )
switch (opcode)
{
/* LDAI */
- case 0x00: case 0x01: case 0x02: case 0x03:
- case 0x04: case 0x05: case 0x06: case 0x07:
- case 0x08: case 0x09: case 0x0a: case 0x0b:
- case 0x0c: case 0x0d: case 0x0e: case 0x0f:
+ case 0x00: case 0x01: case 0x02: case 0x03:
+ case 0x04: case 0x05: case 0x06: case 0x07:
+ case 0x08: case 0x09: case 0x0a: case 0x0b:
+ case 0x0c: case 0x0d: case 0x0e: case 0x0f:
tempval = (opcode & 0x0f) << 8;
STANDARD_ACC_OP(cpustate, tempval, tempval);
NEXT_ACC_A(cpustate); CYCLES(cpustate, 1);
break;
/* INP */
- case 0x10: case 0x11: case 0x12: case 0x13:
- case 0x14: case 0x15: case 0x16: case 0x17:
- case 0x18: case 0x19: case 0x1a: case 0x1b:
- case 0x1c: case 0x1d: case 0x1e: case 0x1f:
+ case 0x10: case 0x11: case 0x12: case 0x13:
+ case 0x14: case 0x15: case 0x16: case 0x17:
+ case 0x18: case 0x19: case 0x1a: case 0x1b:
+ case 0x1c: case 0x1d: case 0x1e: case 0x1f:
if (cpustate->acc == &cpustate->A)
tempval = READPORT(cpustate, opcode & 0x0f) & 1;
else
@@ -247,10 +247,10 @@ static CPU_EXECUTE( ccpu )
break;
/* A4I */
- case 0x21: case 0x22: case 0x23:
- case 0x24: case 0x25: case 0x26: case 0x27:
- case 0x28: case 0x29: case 0x2a: case 0x2b:
- case 0x2c: case 0x2d: case 0x2e: case 0x2f:
+ case 0x21: case 0x22: case 0x23:
+ case 0x24: case 0x25: case 0x26: case 0x27:
+ case 0x28: case 0x29: case 0x2a: case 0x2b:
+ case 0x2c: case 0x2d: case 0x2e: case 0x2f:
tempval = opcode & 0x0f;
STANDARD_ACC_OP(cpustate, *cpustate->acc + tempval, tempval);
NEXT_ACC_A(cpustate); CYCLES(cpustate, 1);
@@ -264,20 +264,20 @@ static CPU_EXECUTE( ccpu )
break;
/* S4I */
- case 0x31: case 0x32: case 0x33:
- case 0x34: case 0x35: case 0x36: case 0x37:
- case 0x38: case 0x39: case 0x3a: case 0x3b:
- case 0x3c: case 0x3d: case 0x3e: case 0x3f:
+ case 0x31: case 0x32: case 0x33:
+ case 0x34: case 0x35: case 0x36: case 0x37:
+ case 0x38: case 0x39: case 0x3a: case 0x3b:
+ case 0x3c: case 0x3d: case 0x3e: case 0x3f:
tempval = opcode & 0x0f;
STANDARD_ACC_OP(cpustate, *cpustate->acc + (tempval ^ 0xfff) + 1, tempval);
NEXT_ACC_A(cpustate); CYCLES(cpustate, 1);
break;
/* LPAI */
- case 0x40: case 0x41: case 0x42: case 0x43:
- case 0x44: case 0x45: case 0x46: case 0x47:
- case 0x48: case 0x49: case 0x4a: case 0x4b:
- case 0x4c: case 0x4d: case 0x4e: case 0x4f:
+ case 0x40: case 0x41: case 0x42: case 0x43:
+ case 0x44: case 0x45: case 0x46: case 0x47:
+ case 0x48: case 0x49: case 0x4a: case 0x4b:
+ case 0x4c: case 0x4d: case 0x4e: case 0x4f:
tempval = READOP(cpustate, cpustate->PC++);
cpustate->J = (opcode & 0x0f) + (tempval & 0xf0) + ((tempval & 0x0f) << 8);
NEXT_ACC_A(cpustate); CYCLES(cpustate, 3);
@@ -378,10 +378,10 @@ static CPU_EXECUTE( ccpu )
break;
/* ADD */
- case 0x60: case 0x61: case 0x62: case 0x63:
- case 0x64: case 0x65: case 0x66: case 0x67:
- case 0x68: case 0x69: case 0x6a: case 0x6b:
- case 0x6c: case 0x6d: case 0x6e: case 0x6f:
+ case 0x60: case 0x61: case 0x62: case 0x63:
+ case 0x64: case 0x65: case 0x66: case 0x67:
+ case 0x68: case 0x69: case 0x6a: case 0x6b:
+ case 0x6c: case 0x6d: case 0x6e: case 0x6f:
cpustate->I = (cpustate->P << 4) + (opcode & 0x0f);
tempval = RDMEM(cpustate, cpustate->I);
STANDARD_ACC_OP(cpustate, *cpustate->acc + tempval, tempval);
@@ -389,10 +389,10 @@ static CPU_EXECUTE( ccpu )
break;
/* SUB */
- case 0x70: case 0x71: case 0x72: case 0x73:
- case 0x74: case 0x75: case 0x76: case 0x77:
- case 0x78: case 0x79: case 0x7a: case 0x7b:
- case 0x7c: case 0x7d: case 0x7e: case 0x7f:
+ case 0x70: case 0x71: case 0x72: case 0x73:
+ case 0x74: case 0x75: case 0x76: case 0x77:
+ case 0x78: case 0x79: case 0x7a: case 0x7b:
+ case 0x7c: case 0x7d: case 0x7e: case 0x7f:
cpustate->I = (cpustate->P << 4) + (opcode & 0x0f);
tempval = RDMEM(cpustate, cpustate->I);
STANDARD_ACC_OP(cpustate, *cpustate->acc + (tempval ^ 0xfff) + 1, tempval);
@@ -400,29 +400,29 @@ static CPU_EXECUTE( ccpu )
break;
/* SETP */
- case 0x80: case 0x81: case 0x82: case 0x83:
- case 0x84: case 0x85: case 0x86: case 0x87:
- case 0x88: case 0x89: case 0x8a: case 0x8b:
- case 0x8c: case 0x8d: case 0x8e: case 0x8f:
+ case 0x80: case 0x81: case 0x82: case 0x83:
+ case 0x84: case 0x85: case 0x86: case 0x87:
+ case 0x88: case 0x89: case 0x8a: case 0x8b:
+ case 0x8c: case 0x8d: case 0x8e: case 0x8f:
cpustate->P = opcode & 0x0f;
NEXT_ACC_A(cpustate); CYCLES(cpustate, 1);
break;
/* OUT */
- case 0x90: case 0x91: case 0x92: case 0x93:
- case 0x94: case 0x95: case 0x96: case 0x97:
- case 0x98: case 0x99: case 0x9a: case 0x9b:
- case 0x9c: case 0x9d: case 0x9e: case 0x9f:
+ case 0x90: case 0x91: case 0x92: case 0x93:
+ case 0x94: case 0x95: case 0x96: case 0x97:
+ case 0x98: case 0x99: case 0x9a: case 0x9b:
+ case 0x9c: case 0x9d: case 0x9e: case 0x9f:
if (cpustate->acc == &cpustate->A)
WRITEPORT(cpustate, opcode & 0x07, ~*cpustate->acc & 1);
NEXT_ACC_A(cpustate); CYCLES(cpustate, 1);
break;
/* LDA */
- case 0xa0: case 0xa1: case 0xa2: case 0xa3:
- case 0xa4: case 0xa5: case 0xa6: case 0xa7:
- case 0xa8: case 0xa9: case 0xaa: case 0xab:
- case 0xac: case 0xad: case 0xae: case 0xaf:
+ case 0xa0: case 0xa1: case 0xa2: case 0xa3:
+ case 0xa4: case 0xa5: case 0xa6: case 0xa7:
+ case 0xa8: case 0xa9: case 0xaa: case 0xab:
+ case 0xac: case 0xad: case 0xae: case 0xaf:
cpustate->I = (cpustate->P << 4) + (opcode & 0x0f);
tempval = RDMEM(cpustate, cpustate->I);
STANDARD_ACC_OP(cpustate, tempval, tempval);
@@ -430,10 +430,10 @@ static CPU_EXECUTE( ccpu )
break;
/* TST */
- case 0xb0: case 0xb1: case 0xb2: case 0xb3:
- case 0xb4: case 0xb5: case 0xb6: case 0xb7:
- case 0xb8: case 0xb9: case 0xba: case 0xbb:
- case 0xbc: case 0xbd: case 0xbe: case 0xbf:
+ case 0xb0: case 0xb1: case 0xb2: case 0xb3:
+ case 0xb4: case 0xb5: case 0xb6: case 0xb7:
+ case 0xb8: case 0xb9: case 0xba: case 0xbb:
+ case 0xbc: case 0xbd: case 0xbe: case 0xbf:
cpustate->I = (cpustate->P << 4) + (opcode & 0x0f);
tempval = RDMEM(cpustate, cpustate->I);
{
@@ -447,20 +447,20 @@ static CPU_EXECUTE( ccpu )
break;
/* WS */
- case 0xc0: case 0xc1: case 0xc2: case 0xc3:
- case 0xc4: case 0xc5: case 0xc6: case 0xc7:
- case 0xc8: case 0xc9: case 0xca: case 0xcb:
- case 0xcc: case 0xcd: case 0xce: case 0xcf:
+ case 0xc0: case 0xc1: case 0xc2: case 0xc3:
+ case 0xc4: case 0xc5: case 0xc6: case 0xc7:
+ case 0xc8: case 0xc9: case 0xca: case 0xcb:
+ case 0xcc: case 0xcd: case 0xce: case 0xcf:
cpustate->I = (cpustate->P << 4) + (opcode & 0x0f);
cpustate->I = RDMEM(cpustate, cpustate->I) & 0xff;
NEXT_ACC_A(cpustate); CYCLES(cpustate, 3);
break;
/* STA */
- case 0xd0: case 0xd1: case 0xd2: case 0xd3:
- case 0xd4: case 0xd5: case 0xd6: case 0xd7:
- case 0xd8: case 0xd9: case 0xda: case 0xdb:
- case 0xdc: case 0xdd: case 0xde: case 0xdf:
+ case 0xd0: case 0xd1: case 0xd2: case 0xd3:
+ case 0xd4: case 0xd5: case 0xd6: case 0xd7:
+ case 0xd8: case 0xd9: case 0xda: case 0xdb:
+ case 0xdc: case 0xdd: case 0xde: case 0xdf:
cpustate->I = (cpustate->P << 4) + (opcode & 0x0f);
WRMEM(cpustate, cpustate->I, *cpustate->acc);
NEXT_ACC_A(cpustate); CYCLES(cpustate, 3);
@@ -554,8 +554,8 @@ static CPU_EXECUTE( ccpu )
case 0xf4:
cpustate->T = 0;
while (((cpustate->A & 0xa00) == 0x000 || (cpustate->A & 0xa00) == 0xa00) &&
- ((cpustate->B & 0xa00) == 0x000 || (cpustate->B & 0xa00) == 0xa00) &&
- cpustate->T < 16)
+ ((cpustate->B & 0xa00) == 0x000 || (cpustate->B & 0xa00) == 0xa00) &&
+ cpustate->T < 16)
{
cpustate->A = (cpustate->A << 1) & 0xfff;
cpustate->B = (cpustate->B << 1) & 0xfff;
@@ -573,8 +573,8 @@ static CPU_EXECUTE( ccpu )
cpustate->icount = -1;
/* some games repeat the FRM opcode twice; it apparently does not cause
- a second wait, so we make sure we skip any duplicate opcode at this
- point */
+ a second wait, so we make sure we skip any duplicate opcode at this
+ point */
if (READOP(cpustate, cpustate->PC) == opcode)
cpustate->PC++;
break;
@@ -700,7 +700,7 @@ static CPU_SET_INFO( ccpu )
{
/* --- the following bits of info are set as 64-bit signed integers --- */
case CPUINFO_INT_PC:
- case CPUINFO_INT_REGISTER + CCPU_PC: cpustate->PC = info->i; break;
+ case CPUINFO_INT_REGISTER + CCPU_PC: cpustate->PC = info->i; break;
case CPUINFO_INT_REGISTER + CCPU_FLAGS:
cpustate->a0flag = (info->i & 0x01) ? 1 : 0;
cpustate->ncflag = (info->i & 0x02) ? 0x0000 : 0x1000;
@@ -709,15 +709,15 @@ static CPU_SET_INFO( ccpu )
cpustate->miflag = (info->i & 0x10) ? 1 : 0;
cpustate->drflag = (info->i & 0x20) ? 1 : 0;
break;
- case CPUINFO_INT_REGISTER + CCPU_A: cpustate->A = info->i & 0xfff; break;
- case CPUINFO_INT_REGISTER + CCPU_B: cpustate->B = info->i & 0xfff; break;
- case CPUINFO_INT_REGISTER + CCPU_I: cpustate->I = info->i & 0xff; break;
- case CPUINFO_INT_REGISTER + CCPU_J: cpustate->J = info->i & 0xfff; break;
+ case CPUINFO_INT_REGISTER + CCPU_A: cpustate->A = info->i & 0xfff; break;
+ case CPUINFO_INT_REGISTER + CCPU_B: cpustate->B = info->i & 0xfff; break;
+ case CPUINFO_INT_REGISTER + CCPU_I: cpustate->I = info->i & 0xff; break;
+ case CPUINFO_INT_REGISTER + CCPU_J: cpustate->J = info->i & 0xfff; break;
case CPUINFO_INT_SP:
- case CPUINFO_INT_REGISTER + CCPU_P: cpustate->P = info->i & 0x0f; break;
- case CPUINFO_INT_REGISTER + CCPU_X: cpustate->X = info->i & 0xfff; break;
- case CPUINFO_INT_REGISTER + CCPU_Y: cpustate->Y = info->i & 0xfff; break;
- case CPUINFO_INT_REGISTER + CCPU_T: cpustate->T = info->i & 0xfff; break;
+ case CPUINFO_INT_REGISTER + CCPU_P: cpustate->P = info->i & 0x0f; break;
+ case CPUINFO_INT_REGISTER + CCPU_X: cpustate->X = info->i & 0xfff; break;
+ case CPUINFO_INT_REGISTER + CCPU_Y: cpustate->Y = info->i & 0xfff; break;
+ case CPUINFO_INT_REGISTER + CCPU_T: cpustate->T = info->i & 0xfff; break;
}
}
@@ -734,32 +734,32 @@ CPU_GET_INFO( ccpu )
switch (state)
{
/* --- the following bits of info are returned as 64-bit signed integers --- */
- case CPUINFO_INT_CONTEXT_SIZE: info->i = sizeof(ccpu_state); break;
- case CPUINFO_INT_INPUT_LINES: info->i = 0; break;
- case CPUINFO_INT_DEFAULT_IRQ_VECTOR: info->i = 0; break;
- case CPUINFO_INT_ENDIANNESS: info->i = ENDIANNESS_BIG; break;
- case CPUINFO_INT_CLOCK_MULTIPLIER: info->i = 1; break;
- case CPUINFO_INT_CLOCK_DIVIDER: info->i = 1; break;
- case CPUINFO_INT_MIN_INSTRUCTION_BYTES: info->i = 1; break;
- case CPUINFO_INT_MAX_INSTRUCTION_BYTES: info->i = 3; break;
- case CPUINFO_INT_MIN_CYCLES: info->i = 1; break;
- case CPUINFO_INT_MAX_CYCLES: info->i = 1; break;
-
- case CPUINFO_INT_DATABUS_WIDTH + AS_PROGRAM: info->i = 8; break;
- case CPUINFO_INT_ADDRBUS_WIDTH + AS_PROGRAM: info->i = 15; break;
- case CPUINFO_INT_ADDRBUS_SHIFT + AS_PROGRAM: info->i = 0; break;
- case CPUINFO_INT_DATABUS_WIDTH + AS_DATA: info->i = 16; break;
- case CPUINFO_INT_ADDRBUS_WIDTH + AS_DATA: info->i = 8; break;
- case CPUINFO_INT_ADDRBUS_SHIFT + AS_DATA: info->i = -1; break;
- case CPUINFO_INT_DATABUS_WIDTH + AS_IO: info->i = 8; break;
- case CPUINFO_INT_ADDRBUS_WIDTH + AS_IO: info->i = 5; break;
- case CPUINFO_INT_ADDRBUS_SHIFT + AS_IO: info->i = 0; break;
-
- case CPUINFO_INT_PREVIOUSPC: /* not implemented */ break;
+ case CPUINFO_INT_CONTEXT_SIZE: info->i = sizeof(ccpu_state); break;
+ case CPUINFO_INT_INPUT_LINES: info->i = 0; break;
+ case CPUINFO_INT_DEFAULT_IRQ_VECTOR: info->i = 0; break;
+ case CPUINFO_INT_ENDIANNESS: info->i = ENDIANNESS_BIG; break;
+ case CPUINFO_INT_CLOCK_MULTIPLIER: info->i = 1; break;
+ case CPUINFO_INT_CLOCK_DIVIDER: info->i = 1; break;
+ case CPUINFO_INT_MIN_INSTRUCTION_BYTES: info->i = 1; break;
+ case CPUINFO_INT_MAX_INSTRUCTION_BYTES: info->i = 3; break;
+ case CPUINFO_INT_MIN_CYCLES: info->i = 1; break;
+ case CPUINFO_INT_MAX_CYCLES: info->i = 1; break;
+
+ case CPUINFO_INT_DATABUS_WIDTH + AS_PROGRAM: info->i = 8; break;
+ case CPUINFO_INT_ADDRBUS_WIDTH + AS_PROGRAM: info->i = 15; break;
+ case CPUINFO_INT_ADDRBUS_SHIFT + AS_PROGRAM: info->i = 0; break;
+ case CPUINFO_INT_DATABUS_WIDTH + AS_DATA: info->i = 16; break;
+ case CPUINFO_INT_ADDRBUS_WIDTH + AS_DATA: info->i = 8; break;
+ case CPUINFO_INT_ADDRBUS_SHIFT + AS_DATA: info->i = -1; break;
+ case CPUINFO_INT_DATABUS_WIDTH + AS_IO: info->i = 8; break;
+ case CPUINFO_INT_ADDRBUS_WIDTH + AS_IO: info->i = 5; break;
+ case CPUINFO_INT_ADDRBUS_SHIFT + AS_IO: info->i = 0; break;
+
+ case CPUINFO_INT_PREVIOUSPC: /* not implemented */ break;
case CPUINFO_INT_PC:
- case CPUINFO_INT_REGISTER + CCPU_PC: info->i = cpustate->PC; break;
- case CPUINFO_INT_REGISTER + CCPU_FLAGS: info->i = 0;
+ case CPUINFO_INT_REGISTER + CCPU_PC: info->i = cpustate->PC; break;
+ case CPUINFO_INT_REGISTER + CCPU_FLAGS: info->i = 0;
if (TEST_A0(cpustate)) info->i |= 0x01;
if (TEST_NC(cpustate)) info->i |= 0x02;
if (TEST_LT(cpustate)) info->i |= 0x04;
@@ -767,62 +767,62 @@ CPU_GET_INFO( ccpu )
if ((*cpustate->external_input)(cpustate->device)) info->i |= 0x10;
if (TEST_DR(cpustate)) info->i |= 0x20;
break;
- case CPUINFO_INT_REGISTER + CCPU_A: info->i = cpustate->A; break;
- case CPUINFO_INT_REGISTER + CCPU_B: info->i = cpustate->B; break;
- case CPUINFO_INT_REGISTER + CCPU_I: info->i = cpustate->I; break;
- case CPUINFO_INT_REGISTER + CCPU_J: info->i = cpustate->J; break;
+ case CPUINFO_INT_REGISTER + CCPU_A: info->i = cpustate->A; break;
+ case CPUINFO_INT_REGISTER + CCPU_B: info->i = cpustate->B; break;
+ case CPUINFO_INT_REGISTER + CCPU_I: info->i = cpustate->I; break;
+ case CPUINFO_INT_REGISTER + CCPU_J: info->i = cpustate->J; break;
case CPUINFO_INT_SP:
- case CPUINFO_INT_REGISTER + CCPU_P: info->i = cpustate->P; break;
- case CPUINFO_INT_REGISTER + CCPU_X: info->i = cpustate->X; break;
- case CPUINFO_INT_REGISTER + CCPU_Y: info->i = cpustate->Y; break;
- case CPUINFO_INT_REGISTER + CCPU_T: info->i = cpustate->T; break;
+ case CPUINFO_INT_REGISTER + CCPU_P: info->i = cpustate->P; break;
+ case CPUINFO_INT_REGISTER + CCPU_X: info->i = cpustate->X; break;
+ case CPUINFO_INT_REGISTER + CCPU_Y: info->i = cpustate->Y; break;
+ case CPUINFO_INT_REGISTER + CCPU_T: info->i = cpustate->T; break;
/* --- the following bits of info are returned as pointers to data or functions --- */
- case CPUINFO_FCT_SET_INFO: info->setinfo = CPU_SET_INFO_NAME(ccpu); break;
- case CPUINFO_FCT_INIT: info->init = CPU_INIT_NAME(ccpu); break;
- case CPUINFO_FCT_RESET: info->reset = CPU_RESET_NAME(ccpu); break;
- case CPUINFO_FCT_EXIT: info->exit = NULL; break;
- case CPUINFO_FCT_EXECUTE: info->execute = CPU_EXECUTE_NAME(ccpu); break;
- case CPUINFO_FCT_BURN: info->burn = NULL; break;
- case CPUINFO_FCT_DISASSEMBLE: info->disassemble = CPU_DISASSEMBLE_NAME(ccpu); break;
- case CPUINFO_PTR_INSTRUCTION_COUNTER: info->icount = &cpustate->icount; break;
+ case CPUINFO_FCT_SET_INFO: info->setinfo = CPU_SET_INFO_NAME(ccpu); break;
+ case CPUINFO_FCT_INIT: info->init = CPU_INIT_NAME(ccpu); break;
+ case CPUINFO_FCT_RESET: info->reset = CPU_RESET_NAME(ccpu); break;
+ case CPUINFO_FCT_EXIT: info->exit = NULL; break;
+ case CPUINFO_FCT_EXECUTE: info->execute = CPU_EXECUTE_NAME(ccpu); break;
+ case CPUINFO_FCT_BURN: info->burn = NULL; break;
+ case CPUINFO_FCT_DISASSEMBLE: info->disassemble = CPU_DISASSEMBLE_NAME(ccpu); break;
+ case CPUINFO_PTR_INSTRUCTION_COUNTER: info->icount = &cpustate->icount; break;
/* --- the following bits of info are returned as NULL-terminated strings --- */
- case CPUINFO_STR_NAME: strcpy(info->s, "CCPU"); break;
- case CPUINFO_STR_FAMILY: strcpy(info->s, "Cinematronics CPU"); break;
- case CPUINFO_STR_VERSION: strcpy(info->s, "1.0"); break;
- case CPUINFO_STR_SOURCE_FILE: strcpy(info->s, __FILE__); break;
- case CPUINFO_STR_CREDITS: strcpy(info->s, "Copyright Aaron Giles & Zonn Moore"); break;
+ case CPUINFO_STR_NAME: strcpy(info->s, "CCPU"); break;
+ case CPUINFO_STR_FAMILY: strcpy(info->s, "Cinematronics CPU"); break;
+ case CPUINFO_STR_VERSION: strcpy(info->s, "1.0"); break;
+ case CPUINFO_STR_SOURCE_FILE: strcpy(info->s, __FILE__); break;
+ case CPUINFO_STR_CREDITS: strcpy(info->s, "Copyright Aaron Giles & Zonn Moore"); break;
case CPUINFO_STR_FLAGS:
- sprintf(info->s, "%c%c%c%c%c%c",
- TEST_A0(cpustate) ? '0' : 'o',
- TEST_NC(cpustate) ? 'N' : 'n',
- TEST_LT(cpustate) ? 'L' : 'l',
- TEST_EQ(cpustate) ? 'E' : 'e',
- (*cpustate->external_input)(cpustate->device) ? 'M' : 'm',
- TEST_DR(cpustate) ? 'D' : 'd');
- break;
-
- case CPUINFO_STR_REGISTER + CCPU_FLAGS:
- sprintf(info->s, "FL:%c%c%c%c%c%c",
- TEST_A0(cpustate) ? '0' : 'o',
- TEST_NC(cpustate) ? 'N' : 'n',
- TEST_LT(cpustate) ? 'L' : 'l',
- TEST_EQ(cpustate) ? 'E' : 'e',
- (*cpustate->external_input)(cpustate->device) ? 'M' : 'm',
- TEST_DR(cpustate) ? 'D' : 'd');
- break;
-
- case CPUINFO_STR_REGISTER + CCPU_PC: sprintf(info->s, "PC:%04X", cpustate->PC); break;
- case CPUINFO_STR_REGISTER + CCPU_A: sprintf(info->s, "A:%03X", cpustate->A); break;
- case CPUINFO_STR_REGISTER + CCPU_B: sprintf(info->s, "B:%03X", cpustate->B); break;
- case CPUINFO_STR_REGISTER + CCPU_I: sprintf(info->s, "I:%03X", cpustate->I); break;
- case CPUINFO_STR_REGISTER + CCPU_J: sprintf(info->s, "J:%03X", cpustate->J); break;
- case CPUINFO_STR_REGISTER + CCPU_P: sprintf(info->s, "P:%X", cpustate->P); break;
- case CPUINFO_STR_REGISTER + CCPU_X: sprintf(info->s, "X:%03X", cpustate->X); break;
- case CPUINFO_STR_REGISTER + CCPU_Y: sprintf(info->s, "Y:%03X", cpustate->Y); break;
- case CPUINFO_STR_REGISTER + CCPU_T: sprintf(info->s, "T:%03X", cpustate->T); break;
+ sprintf(info->s, "%c%c%c%c%c%c",
+ TEST_A0(cpustate) ? '0' : 'o',
+ TEST_NC(cpustate) ? 'N' : 'n',
+ TEST_LT(cpustate) ? 'L' : 'l',
+ TEST_EQ(cpustate) ? 'E' : 'e',
+ (*cpustate->external_input)(cpustate->device) ? 'M' : 'm',
+ TEST_DR(cpustate) ? 'D' : 'd');
+ break;
+
+ case CPUINFO_STR_REGISTER + CCPU_FLAGS:
+ sprintf(info->s, "FL:%c%c%c%c%c%c",
+ TEST_A0(cpustate) ? '0' : 'o',
+ TEST_NC(cpustate) ? 'N' : 'n',
+ TEST_LT(cpustate) ? 'L' : 'l',
+ TEST_EQ(cpustate) ? 'E' : 'e',
+ (*cpustate->external_input)(cpustate->device) ? 'M' : 'm',
+ TEST_DR(cpustate) ? 'D' : 'd');
+ break;
+
+ case CPUINFO_STR_REGISTER + CCPU_PC: sprintf(info->s, "PC:%04X", cpustate->PC); break;
+ case CPUINFO_STR_REGISTER + CCPU_A: sprintf(info->s, "A:%03X", cpustate->A); break;
+ case CPUINFO_STR_REGISTER + CCPU_B: sprintf(info->s, "B:%03X", cpustate->B); break;
+ case CPUINFO_STR_REGISTER + CCPU_I: sprintf(info->s, "I:%03X", cpustate->I); break;
+ case CPUINFO_STR_REGISTER + CCPU_J: sprintf(info->s, "J:%03X", cpustate->J); break;
+ case CPUINFO_STR_REGISTER + CCPU_P: sprintf(info->s, "P:%X", cpustate->P); break;
+ case CPUINFO_STR_REGISTER + CCPU_X: sprintf(info->s, "X:%03X", cpustate->X); break;
+ case CPUINFO_STR_REGISTER + CCPU_Y: sprintf(info->s, "Y:%03X", cpustate->Y); break;
+ case CPUINFO_STR_REGISTER + CCPU_T: sprintf(info->s, "T:%03X", cpustate->T); break;
}
}