summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/machine/68307sim.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/devices/machine/68307sim.h')
-rw-r--r--src/devices/machine/68307sim.h59
1 files changed, 17 insertions, 42 deletions
diff --git a/src/devices/machine/68307sim.h b/src/devices/machine/68307sim.h
index 0d7c5ceea1a..e709f11a96f 100644
--- a/src/devices/machine/68307sim.h
+++ b/src/devices/machine/68307sim.h
@@ -1,41 +1,17 @@
// license:BSD-3-Clause
// copyright-holders:David Haywood
/* 68307 SIM module */
+#ifndef MAME_MACHINE_68307SIM_H
+#define MAME_MACHINE_68307SIM_H
-#include "cpu/m68000/m68000.h"
+#pragma once
-class m68307cpu_device;
+#include "68307.h"
-/* ports */
-#define m68307SIM_PACNT (0x10)
-#define m68307SIM_PADDR (0x12)
-#define m68307SIM_PADAT (0x14)
-#define m68307SIM_PBCNT (0x16)
-#define m68307SIM_PBDDR (0x18)
-#define m68307SIM_PBDAT (0x1a)
-
-
-/* interrupt logic */
-#define m68307SIM_LICR1 (0x20)
-#define m68307SIM_LICR2 (0x22)
-#define m68307SIM_PICR (0x24)
-#define m68307SIM_PIVR (0x26)
-
-/* used for the CS logic */
-#define m68307SIM_BR0 (0x40)
-#define m68307SIM_OR0 (0x42)
-#define m68307SIM_BR1 (0x44)
-#define m68307SIM_OR1 (0x46)
-#define m68307SIM_BR2 (0x48)
-#define m68307SIM_OR2 (0x4a)
-#define m68307SIM_BR3 (0x4c)
-#define m68307SIM_OR3 (0x4e)
-
-class m68307_sim
+class m68307_cpu_device::m68307_sim
{
- public:
-
+public:
uint16_t m_pacnt; // 8-bit
uint16_t m_paddr; // 8-bit
uint16_t m_padat; // 8-bit
@@ -52,23 +28,22 @@ class m68307_sim
uint16_t m_licr1;
uint16_t m_licr2;
-
void write_pacnt(uint16_t data, uint16_t mem_mask);
void write_paddr(uint16_t data, uint16_t mem_mask);
- uint16_t read_padat(m68307cpu_device* m68k, address_space &space, uint16_t mem_mask);
- void write_padat(m68307cpu_device* m68k, address_space &space, uint16_t data, uint16_t mem_mask);
+ uint16_t read_padat(m68307_cpu_device* m68k, address_space &space, uint16_t mem_mask);
+ void write_padat(m68307_cpu_device* m68k, address_space &space, uint16_t data, uint16_t mem_mask);
void write_pbcnt(uint16_t data, uint16_t mem_mask);
void write_pbddr(uint16_t data, uint16_t mem_mask);
- uint16_t read_pbdat(m68307cpu_device* m68k, address_space &space, uint16_t mem_mask);
- void write_pbdat(m68307cpu_device* m68k, address_space &space, uint16_t data, uint16_t mem_mask);
-
+ uint16_t read_pbdat(m68307_cpu_device* m68k, address_space &space, uint16_t mem_mask);
+ void write_pbdat(m68307_cpu_device* m68k, address_space &space, uint16_t data, uint16_t mem_mask);
+ void write_licr1(m68307_cpu_device* m68k, uint16_t data, uint16_t mem_mask);
+ void write_licr2(m68307_cpu_device* m68k, uint16_t data, uint16_t mem_mask);
+ void write_picr(m68307_cpu_device* m68k, uint16_t data, uint16_t mem_mask);
+ void write_pivr(m68307_cpu_device* m68k, uint16_t data, uint16_t mem_mask);
- void write_licr1(m68307cpu_device* m68k, uint16_t data, uint16_t mem_mask);
- void write_licr2(m68307cpu_device* m68k, uint16_t data, uint16_t mem_mask);
- void write_picr(m68307cpu_device* m68k, uint16_t data, uint16_t mem_mask);
- void write_pivr(m68307cpu_device* m68k, uint16_t data, uint16_t mem_mask);
-
- void reset(void);
+ void reset();
};
+
+#endif // MAME_MACHINE_68307SIM_H