summaryrefslogtreecommitdiffstatshomepage
path: root/src/mame/machine/6883sam.h
diff options
context:
space:
mode:
author Olivier Galibert <galibert@pobox.com>2020-05-25 16:42:42 +0200
committer Olivier Galibert <galibert@pobox.com>2020-05-25 16:42:57 +0200
commit22513fb6fe281f5ccb75aaddb6417a12a66c313d (patch)
tree3cf84032cc6482d685a8dbb57e015bd17c7f7fdc /src/mame/machine/6883sam.h
parente42c2d2874cf9c1092c01ab5ce9ef997d465ce25 (diff)
emumem: A little more speedup. cache and specific change syntax, and are not pointers anymore [O. Galibert]
The last(?) two changes are: - Add a template parameter to everything (theoretically the address space width, in practice a level derived from it to keep as much compatibility between widths as possible) so that the shift size becomes a constant. - Change the syntax of declaring and initializing the caches and specifics so that they're embedded in the owner device. Solves lifetime issues and also removes one indirection (looking up the base dispatch pointer through the cache/specific pointer).
Diffstat (limited to 'src/mame/machine/6883sam.h')
-rw-r--r--src/mame/machine/6883sam.h11
1 files changed, 5 insertions, 6 deletions
diff --git a/src/mame/machine/6883sam.h b/src/mame/machine/6883sam.h
index f21140151f7..d3e7e725e8a 100644
--- a/src/mame/machine/6883sam.h
+++ b/src/mame/machine/6883sam.h
@@ -114,7 +114,7 @@ public:
if (bit3_carry)
counter_carry_bit3();
}
- return m_ram_space->read_byte(m_counter & m_counter_mask);
+ return m_ram_space.read_byte(m_counter & m_counter_mask);
}
DECLARE_WRITE_LINE_MEMBER( hs_w );
@@ -140,11 +140,10 @@ private:
address_space_config m_boot_config;
// memory spaces
- using memory_cache_8be = memory_access_cache<0, 0, ENDIANNESS_BIG>;
- memory_cache_8be * m_ram_space;
- memory_cache_8be * m_rom_space[3];
- address_space * m_io_space[3];
- memory_cache_8be * m_boot_space;
+ memory_access<16, 0, 0, ENDIANNESS_BIG>::cache m_ram_space;
+ memory_access<14, 0, 0, ENDIANNESS_BIG>::cache m_rom_space[3];
+ memory_access< 5, 0, 0, ENDIANNESS_BIG>::specific m_io_space[3];
+ memory_access< 7, 0, 0, ENDIANNESS_BIG>::cache m_boot_space;
uint16_t m_counter_mask;
// SAM state