summaryrefslogtreecommitdiffstatshomepage
path: root/src/mame/drivers/mazerbla.c
diff options
context:
space:
mode:
author Angelo Salese <angelosa@users.noreply.github.com>2013-10-31 13:56:53 +0000
committer Angelo Salese <angelosa@users.noreply.github.com>2013-10-31 13:56:53 +0000
commitaa6def709eb886f3e6571fafc92cd3cf4a20a85e (patch)
treea6dbaf6552566a33671252ebd89bf4691057e103 /src/mame/drivers/mazerbla.c
parentbebebc00c8d2009445270d713d15caca5d0b9e10 (diff)
Confirmed that video register [1] controls upper color bank (fixes Mazer Blazer CRT test). Upcoming: device-ify custom VCU
Diffstat (limited to 'src/mame/drivers/mazerbla.c')
-rw-r--r--src/mame/drivers/mazerbla.c15
1 files changed, 7 insertions, 8 deletions
diff --git a/src/mame/drivers/mazerbla.c b/src/mame/drivers/mazerbla.c
index cf7a47e40c6..c483f1d3d9a 100644
--- a/src/mame/drivers/mazerbla.c
+++ b/src/mame/drivers/mazerbla.c
@@ -109,6 +109,9 @@ master z80
[0x0021]: clears i/o at 0x6a (lamps), clears 0xe563, 0xe004, 0xe000, 0xe001, 0xe007, 0xe002, 0xe003, 0xe005,
0xc04f, 0xe572, enables IM 2, clears 0xe581 / 0xe583 (word), puts default initials (0x2274->0xe058)
+video z80
+[0x535]:
+[0x03c]: start of proper code
****************************************************************************/
@@ -491,7 +494,7 @@ READ8_MEMBER(mazerbla_state::vcu_set_cmd_param_r)
m_plane = m_mode & 3;
- return 0;
+ return machine().rand();
}
@@ -503,11 +506,7 @@ READ8_MEMBER(mazerbla_state::vcu_set_gfx_addr_r)
int bits = 0;
UINT8 color_base = 0;
- if (m_game_id == MAZERBLA)
- color_base = 0x80; /* 0x80 - good for Mazer Blazer: (only in game, CRT test mode is bad) */
-
- if (m_game_id == GREATGUN)
- color_base = 0x00; /* 0x00 - good for Great Guns: (both in game and CRT test mode) */
+ color_base = m_vcu_video_reg[1] << 4;
// if ((mode <= 0x07) || (mode >= 0x10))
/*
@@ -660,7 +659,7 @@ READ8_MEMBER(mazerbla_state::vcu_set_gfx_addr_r)
break;
}
- return 0;
+ return machine().rand();
}
READ8_MEMBER(mazerbla_state::vcu_set_clr_addr_r)
@@ -853,7 +852,7 @@ READ8_MEMBER(mazerbla_state::vcu_set_clr_addr_r)
break;
}
- return 0;
+ return machine().rand();
}
/*************************************