summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices
diff options
context:
space:
mode:
authorGravatarGravatar AJR <ajrhacker@users.noreply.github.com>2019-12-02 11:25:14 -0500
committerGravatarGravatar AJR <ajrhacker@users.noreply.github.com>2019-12-02 11:25:14 -0500
commit0f7046fc9d8f278a8286c328ede0e241777c0605 (patch)
treeaffdd08496b1bc603d939eb02ac9809e63c129d7 /src/devices
parentd50d54348681491f3b2e416ac937861e01c14281 (diff)
dp8344: Improve register logging (nw)
Diffstat (limited to 'src/devices')
-rw-r--r--src/devices/cpu/bcp/dp8344.cpp89
-rw-r--r--src/devices/cpu/bcp/dp8344.h2
2 files changed, 80 insertions, 11 deletions
diff --git a/src/devices/cpu/bcp/dp8344.cpp b/src/devices/cpu/bcp/dp8344.cpp
index 9f84345772d..2006a1ad711 100644
--- a/src/devices/cpu/bcp/dp8344.cpp
+++ b/src/devices/cpu/bcp/dp8344.cpp
@@ -476,14 +476,64 @@ void dp8344_device::set_auxiliary_control(u8 data)
// Clearing Timer StarT disables the timer and its interrupt
if (!BIT(data, 7) && BIT(m_acr, 7))
+ {
+ logerror("%04X: Timer Stop\n", m_ppc);
set_timer_interrupt(false);
+ }
+ else if (BIT(data, 7) && !BIT(m_acr, 7))
+ {
+ unsigned prescale = (BIT(m_dcr, 7) ? 2 : 1) * (BIT(data, 5) ? 2 : 16);
+ logerror("%04X: Timer Start (TO Period = %.2f kHz)\n",
+ m_ppc,
+ clocks_to_attotime(prescale * (m_tr == 0 ? 65536 : m_tr)).as_khz());
+ }
+
+ if (BIT(data, 6))
+ {
+ logerror("%04X: Timer Load (TR = %d)\n", m_ppc, m_tr);
+
+ // TODO: only cleared when load pulse finishes
+ data &= 0xbf;
+ }
- // Bit 3 is reserved
+ // Bit 3 is reserved (TODO: DP8344B uses this to extend read cycles)
m_acr = data & 0xf7;
}
//-------------------------------------------------
+// set_device_control - write to DCR
+//-------------------------------------------------
+
+void dp8344_device::set_device_control(u8 data)
+{
+ if ((data & 0xe0) != (m_dcr & 0xe0))
+ {
+ if ((data & 0x60) == 0x60)
+ logerror("%04X: CPU Clock = OCLK%s (%.3f MHz); Transceiver Clock = X-TCLK\n",
+ m_ppc,
+ BIT(data, 7) ? "/2" : "",
+ clocks_to_attotime(BIT(data, 7) ? 2 : 1).as_mhz());
+ else
+ logerror("%04X: CPU Clock = OCLK%s (%.3f MHz); Transceiver Clock = OCLK%s (%.3f MHz)\n",
+ m_ppc,
+ BIT(data, 7) ? "/2" : "",
+ clocks_to_attotime(BIT(data, 7) ? 2 : 1).as_mhz(),
+ BIT(data, 6) ? "/4" : BIT(data, 5) ? "/2" : "",
+ clocks_to_attotime(BIT(data, 6) ? 4 : BIT(data, 5) ? 2 : 1).as_mhz());
+ }
+
+ if ((data & 0x1f) != (m_dcr & 0x1f))
+ logerror("%04X: Wait States = %d (Instruction Memory), %d (Data Memory)\n",
+ m_ppc,
+ (data & 0x18) >> 3,
+ data & 0x07);
+
+ m_dcr = data;
+}
+
+
+//-------------------------------------------------
// interrupt_active - determine if any of the
// five maskable interrupts is active
//-------------------------------------------------
@@ -953,6 +1003,23 @@ u8 dp8344_device::get_error_code()
//-------------------------------------------------
+// set_transceiver_command - write to TCR
+//-------------------------------------------------
+
+void dp8344_device::set_transceiver_command(u8 data)
+{
+ if ((data & 0xb0) != (m_tcr & 0xb0))
+ logerror("%04X: Receiver Selected as %s with %d Quiesces; TX-ACT %sAdvanced\n",
+ m_ppc,
+ BIT(data, 5) ? "ALG" : "DATA-IN",
+ BIT(data, 7) ? 3 : 2,
+ BIT(data, 4) ? "" : "Not ");
+
+ m_tcr = data;
+}
+
+
+//-------------------------------------------------
// set_transceiver_mode - write to TMR
//-------------------------------------------------
@@ -969,35 +1036,35 @@ void dp8344_device::set_transceiver_mode(u8 data)
switch (data & 0x07)
{
case 0:
- logerror("Protocol Select: IBM 3270\n");
+ logerror("%04X: Protocol Select: IBM 3270\n", m_ppc);
break;
case 1:
- logerror("Protocol Select: IBM 3299 Multiplexer\n");
+ logerror("%04X: Protocol Select: IBM 3299 Multiplexer\n", m_ppc);
break;
case 2:
- logerror("Protocol Select: IBM 3299 Controller\n");
+ logerror("%04X: Protocol Select: IBM 3299 Controller\n", m_ppc);
break;
case 3:
- logerror("Protocol Select: IBM 3299 Repeater\n");
+ logerror("%04X: Protocol Select: IBM 3299 Repeater\n", m_ppc);
break;
case 4:
- logerror("Protocol Select: IBM 5250\n");
+ logerror("%04X: Protocol Select: IBM 5250\n", m_ppc);
break;
case 5:
- logerror("Protocol Select: IBM 5250 Promiscuous\n");
+ logerror("%04X: Protocol Select: IBM 5250 Promiscuous\n", m_ppc);
break;
case 6:
- logerror("Protocol Select: 8-bit\n");
+ logerror("%04X: Protocol Select: 8-bit\n", m_ppc);
break;
case 7:
- logerror("Protocol Select: 8-bit Promiscuous\n");
+ logerror("%04X: Protocol Select: 8-bit Promiscuous\n", m_ppc);
break;
}
@@ -1192,7 +1259,7 @@ void dp8344_device::write_register(unsigned reg, u8 data)
{
case 0: // Condition Code Register (main) or Device Control Register (alternate)
if (m_ba)
- m_dcr = data;
+ set_device_control(data);
else
set_condition_code(data);
break;
@@ -1234,7 +1301,7 @@ void dp8344_device::write_register(unsigned reg, u8 data)
case 6: // GP2 (main) or Transceiver Command Register (alternate)
if (m_bb)
- m_tcr = data;
+ set_transceiver_command(data);
else
m_gp_main[2] = data;
break;
diff --git a/src/devices/cpu/bcp/dp8344.h b/src/devices/cpu/bcp/dp8344.h
index 64945539362..4a62583279b 100644
--- a/src/devices/cpu/bcp/dp8344.h
+++ b/src/devices/cpu/bcp/dp8344.h
@@ -103,6 +103,7 @@ private:
void set_condition_code(u8 data);
void set_interrupt_control(u8 data);
void set_auxiliary_control(u8 data);
+ void set_device_control(u8 data);
bool interrupt_active() const;
u8 get_interrupt_vector() const;
bool get_flag(unsigned f) const;
@@ -126,6 +127,7 @@ private:
u8 receive_fifo_pop();
void set_receiver_error(u8 code);
u8 get_error_code();
+ void set_transceiver_command(u8 data);
void set_transceiver_mode(u8 data);
void clear_network_command_flag(u8 data);
u8 read_register(unsigned reg);