summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/machine/pdc.cpp
diff options
context:
space:
mode:
author Olivier Galibert <galibert@pobox.com>2022-06-16 12:47:52 +0200
committer Olivier Galibert <galibert@pobox.com>2025-04-29 23:06:41 +0200
commit45d4cd52a8194f2ef9e0383cfb2e2a35634af6ff (patch)
tree4e8d8fcb7382a5e9e0bce5ec59939bcfbe67155a /src/devices/machine/pdc.cpp
parent5c14bcdfcb4aefb71b5b62387c4ad05dbeb3814e (diff)
full xtal conversionxtal
Diffstat (limited to 'src/devices/machine/pdc.cpp')
-rw-r--r--src/devices/machine/pdc.cpp8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/devices/machine/pdc.cpp b/src/devices/machine/pdc.cpp
index 2a482d8a236..6e2fd04a001 100644
--- a/src/devices/machine/pdc.cpp
+++ b/src/devices/machine/pdc.cpp
@@ -256,7 +256,7 @@ void pdc_device::device_add_mconfig(machine_config &config)
//config.m_perfect_cpu_quantum = subtag(M6502_TAG);
/* Floppy Disk Controller - uPD765a - NEC D765AC-2 */
- UPD765A(config, m_fdc, 4'000'000, true, true);
+ UPD765A(config, m_fdc, XTAL::u(4'000'000), true, true);
m_fdc->intrq_wr_callback().set(FUNC(pdc_device::fdc_irq));
m_fdc->drq_wr_callback().set(m_dma8237, FUNC(am9517a_device::dreq0_w)); //.invert();
@@ -279,7 +279,7 @@ void pdc_device::device_add_mconfig(machine_config &config)
/* Hard Disk Controller - HDC9224 */
// TODO: connect the HDC lines
- HDC9224(config, HDC_TAG, 0);
+ HDC9224(config, HDC_TAG);
MFM_HD_CONNECTOR(config, "h1", pdc_harddisks, nullptr, MFM_BYTE, 3000, 20, MFMHD_GEN_FORMAT);
}
@@ -297,7 +297,7 @@ ioport_constructor pdc_device::device_input_ports() const
// pdc_device - constructor
//-------------------------------------------------
-pdc_device::pdc_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock) :
+pdc_device::pdc_device(const machine_config &mconfig, const char *tag, device_t *owner, const XTAL &clock) :
device_t(mconfig, PDC, tag, owner, clock),
m_pdccpu(*this, Z80_TAG),
m_dma8237(*this, FDCDMA_TAG),
@@ -347,7 +347,7 @@ void pdc_device::device_reset()
/* Reset CPU */
m_pdccpu->reset();
- m_fdc->set_rate(500000) ;
+ m_fdc->set_rate(XTAL::u(500000)) ;
}
//-------------------------------------------------