summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/cpu/upd78k/upd78k3.h
diff options
context:
space:
mode:
author Olivier Galibert <galibert@pobox.com>2020-05-25 16:42:42 +0200
committer Olivier Galibert <galibert@pobox.com>2020-05-25 16:42:57 +0200
commit22513fb6fe281f5ccb75aaddb6417a12a66c313d (patch)
tree3cf84032cc6482d685a8dbb57e015bd17c7f7fdc /src/devices/cpu/upd78k/upd78k3.h
parente42c2d2874cf9c1092c01ab5ce9ef997d465ce25 (diff)
emumem: A little more speedup. cache and specific change syntax, and are not pointers anymore [O. Galibert]
The last(?) two changes are: - Add a template parameter to everything (theoretically the address space width, in practice a level derived from it to keep as much compatibility between widths as possible) so that the shift size becomes a constant. - Change the syntax of declaring and initializing the caches and specifics so that they're embedded in the owner device. Solves lifetime issues and also removes one indirection (looking up the base dispatch pointer through the cache/specific pointer).
Diffstat (limited to 'src/devices/cpu/upd78k/upd78k3.h')
-rw-r--r--src/devices/cpu/upd78k/upd78k3.h9
1 files changed, 5 insertions, 4 deletions
diff --git a/src/devices/cpu/upd78k/upd78k3.h b/src/devices/cpu/upd78k/upd78k3.h
index 07fcb49534a..22867376847 100644
--- a/src/devices/cpu/upd78k/upd78k3.h
+++ b/src/devices/cpu/upd78k/upd78k3.h
@@ -73,11 +73,12 @@ private:
address_space_config m_program_config;
address_space_config m_iram_config;
address_space_config m_sfr_config;
- address_space *m_program_space;
- memory_access_cache<0, 0, ENDIANNESS_LITTLE> *m_program_cache;
required_shared_ptr<u16> m_iram;
- memory_access_cache<1, 0, ENDIANNESS_LITTLE> *m_iram_cache;
- address_space *m_sfr_space;
+
+ memory_access<16, 0, 0, ENDIANNESS_LITTLE>::cache m_program_cache;
+ memory_access< 8, 1, 0, ENDIANNESS_LITTLE>::cache m_iram_cache;
+ memory_access<16, 0, 0, ENDIANNESS_LITTLE>::specific m_program_space;
+ memory_access< 8, 1, 0, ENDIANNESS_LITTLE>::specific m_sfr_space;
// core registers and execution state
u16 m_pc;