summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/bus/nes
diff options
context:
space:
mode:
author Vas Crabb <vas@vastheman.com>2022-04-24 14:14:49 +1000
committer Vas Crabb <vas@vastheman.com>2022-04-24 14:14:49 +1000
commit25c64006b7ca4bbb0d575b46c6c5c4f214dac7ed (patch)
tree6f0399117a96c25ad14dcd80990b0262a6953592 /src/devices/bus/nes
parent6c247d5a92b46292ee54554b41df32f7a56372f3 (diff)
srcclean in preparation for 0.243
Diffstat (limited to 'src/devices/bus/nes')
-rw-r--r--src/devices/bus/nes/nes_ines.hxx2
-rw-r--r--src/devices/bus/nes/taito.cpp8
2 files changed, 5 insertions, 5 deletions
diff --git a/src/devices/bus/nes/nes_ines.hxx b/src/devices/bus/nes/nes_ines.hxx
index 87374379cd2..fc08abcffef 100644
--- a/src/devices/bus/nes/nes_ines.hxx
+++ b/src/devices/bus/nes/nes_ines.hxx
@@ -477,7 +477,7 @@ static const nes_mmc mmc_list[] =
// 439 YS2309 multicart
// 440 Dongda Sonic REC-9388 educational computer
// 441 841026C and 850335C multicarts
- // 442 "Golden Key" educational computer
+ // 442 "Golden Key" educational computer
// 443 NC3000M multicart
// 444 NC7000M multicart
// 445 DG574B MMC3-compatible multicart
diff --git a/src/devices/bus/nes/taito.cpp b/src/devices/bus/nes/taito.cpp
index db6458aaa7a..4a620a09283 100644
--- a/src/devices/bus/nes/taito.cpp
+++ b/src/devices/bus/nes/taito.cpp
@@ -428,8 +428,8 @@ void nes_x1_017_device::write_m(offs_t offset, u8 data)
// 2+2+1 KB of Internal RAM can be independently enabled/disabled!
if ((offset < 0x0800 && m_reg[0] == 0xca) ||
- (offset < 0x1000 && m_reg[1] == 0x69) ||
- (offset < 0x1400 && m_reg[2] == 0x84))
+ (offset < 0x1000 && m_reg[1] == 0x69) ||
+ (offset < 0x1400 && m_reg[2] == 0x84))
{
m_x1_017_ram[offset] = data;
@@ -444,8 +444,8 @@ u8 nes_x1_017_device::read_m(offs_t offset)
// 2+2+1 KB of Internal RAM can be independently enabled/disabled!
if ((offset < 0x0800 && m_reg[0] == 0xca) ||
- (offset < 0x1000 && m_reg[1] == 0x69) ||
- (offset < 0x1400 && m_reg[2] == 0x84))
+ (offset < 0x1000 && m_reg[1] == 0x69) ||
+ (offset < 0x1400 && m_reg[2] == 0x84))
{
u8 ret = m_x1_017_ram[offset];