summaryrefslogtreecommitdiffstatshomepage
diff options
context:
space:
mode:
author Nigel Barnes <Pernod70@users.noreply.github.com>2020-08-24 21:32:38 +0100
committer Nigel Barnes <Pernod70@users.noreply.github.com>2020-08-24 21:49:43 +0100
commit27075be1dfa2f28d8e6e6c3cc53c6c92186d8df0 (patch)
tree6954c6742b2d1b428d808c7d2fe7ab98d29e7387
parentacfb16f1897dd6dcad5534b4cf7b63d440c6d0ca (diff)
electron_plus1, electron_plus2, electron_romboxp: Allow cartridges to write to bank 13.
-rw-r--r--src/devices/bus/electron/plus1.cpp4
-rw-r--r--src/devices/bus/electron/plus2.cpp4
-rw-r--r--src/devices/bus/electron/romboxp.cpp3
3 files changed, 11 insertions, 0 deletions
diff --git a/src/devices/bus/electron/plus1.cpp b/src/devices/bus/electron/plus1.cpp
index 3ac567f9792..91f23549db9 100644
--- a/src/devices/bus/electron/plus1.cpp
+++ b/src/devices/bus/electron/plus1.cpp
@@ -393,6 +393,10 @@ void electron_plus1_device::expbus_w(offs_t offset, uint8_t data)
case 3:
m_cart_sk1->write(offset & 0x3fff, data, 0, 0, m_romsel & 0x01, 1, 0);
break;
+ case 13:
+ m_cart_sk1->write(offset & 0x3fff, data, 0, 0, m_romsel & 0x01, 0, 1);
+ m_cart_sk2->write(offset & 0x3fff, data, 0, 0, m_romsel & 0x01, 0, 1);
+ break;
}
break;
diff --git a/src/devices/bus/electron/plus2.cpp b/src/devices/bus/electron/plus2.cpp
index bb7d1342ebc..e7d60e9731b 100644
--- a/src/devices/bus/electron/plus2.cpp
+++ b/src/devices/bus/electron/plus2.cpp
@@ -176,6 +176,10 @@ void electron_plus2_device::expbus_w(offs_t offset, uint8_t data)
case 7:
m_cart[0]->write(offset & 0x3fff, data, 0, 0, m_romsel & 0x01, 1, 0);
break;
+ case 13:
+ m_cart[0]->write(offset & 0x3fff, data, 0, 0, m_romsel & 0x01, 0, 1);
+ m_cart[1]->write(offset & 0x3fff, data, 0, 0, m_romsel & 0x01, 0, 1);
+ break;
}
break;
diff --git a/src/devices/bus/electron/romboxp.cpp b/src/devices/bus/electron/romboxp.cpp
index cdc511b7e51..e944116a17e 100644
--- a/src/devices/bus/electron/romboxp.cpp
+++ b/src/devices/bus/electron/romboxp.cpp
@@ -267,7 +267,10 @@ void electron_romboxp_device::expbus_w(offs_t offset, uint8_t data)
}
break;
case 12:
+ break;
case 13:
+ m_cart[0]->write(offset & 0x3fff, data, 0, 0, m_romsel & 0x01, 0, 1);
+ m_cart[1]->write(offset & 0x3fff, data, 0, 0, m_romsel & 0x01, 0, 1);
case 14:
case 15:
if (m_rom_base == 12)