summaryrefslogtreecommitdiffstatshomepage
diff options
context:
space:
mode:
author R. Belmont <rb6502@users.noreply.github.com>2017-04-01 22:40:39 -0400
committer GitHub <noreply@github.com>2017-04-01 22:40:39 -0400
commit244ba6420765f1851a512e08845bd13e9c6101b9 (patch)
treec7950eb370d5b648b0b3dab7e25c864315383c0d
parent0159e07268c5f6306934fc189ab6111f8d22df0f (diff)
parentade2f33ded2acf766e58aac662cb1896b8be6f37 (diff)
Merge pull request #2198 from jfdelnero/master
8051 MCU family core fix : Fix the indirect memory access opcodes dec…
-rw-r--r--src/devices/cpu/mcs51/mcs51ops.hxx6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/devices/cpu/mcs51/mcs51ops.hxx b/src/devices/cpu/mcs51/mcs51ops.hxx
index e3b89fe2d15..99917328232 100644
--- a/src/devices/cpu/mcs51/mcs51ops.hxx
+++ b/src/devices/cpu/mcs51/mcs51ops.hxx
@@ -305,7 +305,7 @@ OPHANDLER( dec_mem )
OPHANDLER( dec_ir )
{
uint8_t data = IRAM_IR(R_REG(r));
- IRAM_W(R_REG(r),data-1);
+ IRAM_IW(R_REG(r),data-1);
}
//DEC R0 to R7 /* 1: 0001 1rrr */
@@ -378,7 +378,7 @@ OPHANDLER( inc_mem )
OPHANDLER( inc_ir )
{
uint8_t data = IRAM_IR(R_REG(r));
- IRAM_W(R_REG(r),data+1);
+ IRAM_IW(R_REG(r),data+1);
}
//INC R0 to R7 /* 1: 0000 1rrr */
@@ -907,7 +907,7 @@ OPHANDLER( xch_a_ir )
uint8_t data = IRAM_IR(R_REG(r)); //Grab data pointed to by R0 or R1
uint8_t oldACC = ACC; //Hold value of ACC
SET_ACC(data); //Sets ACC to data
- IRAM_W(R_REG(r),oldACC); //Sets data address to old value of ACC
+ IRAM_IW(R_REG(r),oldACC); //Sets data address to old value of ACC
}
//XCH A, RO to R7 /* 1: 1100 1rrr */