summaryrefslogtreecommitdiffstatshomepage
diff options
context:
space:
mode:
author Lord-Nightmare <Lord-Nightmare@users.noreply.github.com>2017-03-17 19:07:01 -0400
committer Lord-Nightmare <Lord-Nightmare@users.noreply.github.com>2017-03-19 03:10:24 -0400
commit065f5476f5328d39652ecaa3a307596f436a296b (patch)
tree778e45fbe462470236130b1d71a52cb595885903
parentbb2e57ba2cb2a5467e1ec343abff6f6bc12671b9 (diff)
uPD7725: Corrected which registers are actually reset by /RESET, and fixed/updated IRQ system, should behave more properly now. [Lord Nightmare]
-rw-r--r--src/devices/cpu/upd7725/upd7725.cpp66
-rw-r--r--src/devices/cpu/upd7725/upd7725.h7
2 files changed, 54 insertions, 19 deletions
diff --git a/src/devices/cpu/upd7725/upd7725.cpp b/src/devices/cpu/upd7725/upd7725.cpp
index 1eafbe6d963..66d9c1e5a6d 100644
--- a/src/devices/cpu/upd7725/upd7725.cpp
+++ b/src/devices/cpu/upd7725/upd7725.cpp
@@ -29,6 +29,7 @@ necdsp_device::necdsp_device(const machine_config &mconfig, device_type type, co
m_program_config("program", ENDIANNESS_BIG, 32, abits, -2), // data bus width, address bus width, -2 means DWORD-addressable
m_data_config("data", ENDIANNESS_BIG, 16, dbits, -1), m_icount(0), // -1 for WORD-addressable
m_irq(0),
+ m_irq_firing(0),
m_program(nullptr),
m_data(nullptr),
m_direct(nullptr),
@@ -149,22 +150,17 @@ void necdsp_device::device_start()
save_item(NAME(regs.sr.p1));
save_item(NAME(regs.stack));
save_item(NAME(dataRAM));
+ save_item(NAME(m_irq));
+ save_item(NAME(m_irq_firing));
m_icountptr = &m_icount;
-}
-
-//-------------------------------------------------
-// device_reset - reset the device
-//-------------------------------------------------
-void necdsp_device::device_reset()
-{
for (auto & elem : dataRAM)
{
elem = 0x0000;
}
-
- regs.pc = 0x0000;
+ // reset registers not reset by the /RESET line (according to section 3.6.1 on the upd7725 advanced production datasheet)
+ m_irq = 0; // not a register, but the current irq pin state
regs.rp = 0x0000;
regs.dp = 0x0000;
regs.sp = 0x0;
@@ -174,17 +170,34 @@ void necdsp_device::device_reset()
regs.n = 0x0000;
regs.a = 0x0000;
regs.b = 0x0000;
- regs.flaga = 0x00;
- regs.flagb = 0x00;
regs.tr = 0x0000;
regs.trb = 0x0000;
- regs.sr = 0x0000;
regs.dr = 0x0000;
regs.si = 0x0000;
regs.so = 0x0000;
regs.idb = 0x0000;
+}
+
+//-------------------------------------------------
+// device_reset - reset the device
+//-------------------------------------------------
+
+void necdsp_device::device_reset()
+{
+ // according to 3.6.1 on the upd7725 advanced production datasheet, /RESET resets the following only:
+ regs.pc = 0x0000;
+ regs.sr = 0x0000;
+ m_out_p0_cb(regs.sr.p0);
+ m_out_p1_cb(regs.sr.p1);
+ // TODO: drq callback, once added, should be forced to the inactive state here
+ // TODO: the sorq pin state is also reset to 'low' state
+ regs.flaga = 0x00;
+ regs.flagb = 0x00;
regs.siack = 0;
regs.soack = 0;
+
+ // the irq state (if mid-irq) is assumed to also be reset, since the pulse width of reset must be more than 4 opcode clocks
+ m_irq_firing = 0;
}
//-------------------------------------------------
@@ -298,11 +311,12 @@ void necdsp_device::execute_set_input(int inputnum, int state)
switch (inputnum)
{
case NECDSP_INPUT_LINE_INT:
- if ( ((m_irq == 0) && (state == 1)) && (regs.sr.ei == 1)) // detect rising edge AND if EI == 1;
+ if ((!m_irq && (CLEAR_LINE != state)) && regs.sr.ei) // detect rising edge AND if EI == 1;
{
- regs.stack[regs.sp++] = regs.pc; regs.pc = 0x0100; regs.sp &= 0xf; regs.sr.ei = 0; //push PC, pc = 0x100
+ m_irq_firing = 1;
+ regs.sr.ei = 0;
}
- m_irq = state; // set old state to current state
+ m_irq = (ASSERT_LINE == state); // set old state to current state
break;
// add more when needed
}
@@ -352,8 +366,26 @@ void necdsp_device::execute_run()
debugger_instruction_hook(this, regs.pc);
}
- opcode = m_direct->read_dword(regs.pc<<2)>>8;
- regs.pc++;
+ if (m_irq_firing == 0) // normal opcode
+ {
+ opcode = m_direct->read_dword(regs.pc<<2)>>8;
+ regs.pc++;
+ }
+ else if (m_irq_firing == 1) // if we're in an interrupt cycle, execute a op 'nop' first...
+ {
+ // NOP: OP PSEL ALU ASL DPL DPHM RPDCR SRC DST
+ // 00 00 0000 0 00 000(0) 0 0000 0000
+ opcode = 0x000000;
+ m_irq_firing = 2;
+ }
+ else // m_irq_firing == 2 // ...then a call to 100
+ {
+ // LCALL: JP BRCH NA BNK(all 0s on 7725)
+ // 10 101000000 00100000000 00
+ opcode = 0xA80400;
+ m_irq_firing = 0;
+ }
+
switch(opcode >> 22)
{
case 0: exec_op(opcode); break;
diff --git a/src/devices/cpu/upd7725/upd7725.h b/src/devices/cpu/upd7725/upd7725.h
index 481c6e59585..3630ef5f4ca 100644
--- a/src/devices/cpu/upd7725/upd7725.h
+++ b/src/devices/cpu/upd7725/upd7725.h
@@ -191,8 +191,11 @@ private:
void exec_ld(uint32_t opcode);
int m_icount;
- int m_irq; // old irq line state, for detecting rising edges.
-
+ bool m_irq; // old irq line state, for detecting rising edges.
+ // m_irq_firing: if an irq has fired; 0 = not fired or has already finished firing
+ // 1 = next opcode is the first half of int firing 'NOP+push pc'
+ // 2 = next opcode is the second half of int firing 'JMP 0100'
+ int m_irq_firing;
address_space *m_program, *m_data;
direct_read_data *m_direct;