blob: a77b2fc7cd5736b6a7aa302d78be05bf27ba5d52 (
plain) (
tree)
|
|
/*****************************************************************************
*
* includes/bebox.h
*
* BeBox
*
****************************************************************************/
#ifndef BEBOX_H_
#define BEBOX_H_
#include "machine/ins8250.h"
#include "machine/8237dma.h"
#include "machine/53c810.h"
typedef struct
{
device_t *pic8259_master;
device_t *pic8259_slave;
device_t *dma8237_1;
device_t *dma8237_2;
} bebox_devices_t;
class bebox_state : public driver_device
{
public:
bebox_state(const machine_config &mconfig, device_type type, const char *tag)
: driver_device(mconfig, type, tag),
m_lsi53c810(*this, "scsi:lsi53c810"){ }
required_device<lsi53c810_device> m_lsi53c810;
UINT32 m_cpu_imask[2];
UINT32 m_interrupts;
UINT32 m_crossproc_interrupts;
bebox_devices_t m_devices;
int m_dma_channel;
UINT16 m_dma_offset[2][4];
UINT8 m_at_pages[0x10];
UINT32 m_scsi53c810_data[0x100 / 4];
DECLARE_DRIVER_INIT(bebox);
};
/*----------- defined in machine/bebox.c -----------*/
extern const struct pit8253_config bebox_pit8254_config;
extern const i8237_interface bebox_dma8237_1_config;
extern const i8237_interface bebox_dma8237_2_config;
extern const struct pic8259_interface bebox_pic8259_master_config;
extern const struct pic8259_interface bebox_pic8259_slave_config;
extern const ins8250_interface bebox_uart_inteface_0;
extern const ins8250_interface bebox_uart_inteface_1;
extern const ins8250_interface bebox_uart_inteface_2;
extern const ins8250_interface bebox_uart_inteface_3;
MACHINE_START( bebox );
MACHINE_RESET( bebox );
READ64_HANDLER( bebox_cpu0_imask_r );
READ64_HANDLER( bebox_cpu1_imask_r );
READ64_HANDLER( bebox_interrupt_sources_r );
READ64_HANDLER( bebox_crossproc_interrupts_r );
READ8_HANDLER( bebox_800001F0_r );
READ64_HANDLER( bebox_800003F0_r );
READ64_HANDLER( bebox_interrupt_ack_r );
READ8_HANDLER( bebox_page_r );
READ8_HANDLER( bebox_80000480_r );
READ8_HANDLER( bebox_flash_r );
WRITE64_HANDLER( bebox_cpu0_imask_w );
WRITE64_HANDLER( bebox_cpu1_imask_w );
WRITE64_HANDLER( bebox_crossproc_interrupts_w );
WRITE64_HANDLER( bebox_processor_resets_w );
WRITE8_HANDLER( bebox_800001F0_w );
WRITE64_HANDLER( bebox_800003F0_w );
WRITE8_HANDLER( bebox_page_w );
WRITE8_HANDLER( bebox_80000480_w );
WRITE8_HANDLER( bebox_flash_w );
void bebox_ide_interrupt(device_t *device, int state);
void bebox_set_irq_bit(running_machine &machine, unsigned int interrupt_bit, int val);
UINT32 scsi53c810_pci_read(device_t *busdevice, device_t *device, int function, int offset, UINT32 mem_mask);
void scsi53c810_pci_write(device_t *busdevice, device_t *device, int function, int offset, UINT32 data, UINT32 mem_mask);
#endif /* BEBOX_H_ */
|