summaryrefslogblamecommitdiffstatshomepage
path: root/src/mame/machine/model1io.h
blob: 78434ff5adbe03f8bc030b30172b2dafe9391106 (plain) (tree)
1
2
3
4
5
6
7
8
9





                                                                            


               





























                                                                                         

                                                                                              
 

                                                                                               
















































                                                                                                         





                                                                                 

















                                                                                   
                                       



                                    







                                       







                                 
                               

                                      









                                                   
// license: BSD-3-Clause
// copyright-holders: Dirk Best
/***************************************************************************

    Sega Model 1/2 I/O Board

    837-8950-01
    837-8936
    837-10539

***************************************************************************/

#ifndef MAME_MACHINE_MODEL1IO_H
#define MAME_MACHINE_MODEL1IO_H

#pragma once

#include "machine/eepromser.h"


//**************************************************************************
//  INTERFACE CONFIGURATION MACROS
//**************************************************************************

#define MCFG_MODEL1IO_READ_CB(_devcb) \
	devcb = &downcast<model1io_device &>(*device).set_read_callback(DEVCB_##_devcb);

#define MCFG_MODEL1IO_WRITE_CB(_devcb) \
	devcb = &downcast<model1io_device &>(*device).set_write_callback(DEVCB_##_devcb);

#define MCFG_MODEL1IO_IN0_CB(_devcb) \
	devcb = &downcast<model1io_device &>(*device).set_in_callback(DEVCB_##_devcb, 0);

#define MCFG_MODEL1IO_IN1_CB(_devcb) \
	devcb = &downcast<model1io_device &>(*device).set_in_callback(DEVCB_##_devcb, 1);

#define MCFG_MODEL1IO_IN2_CB(_devcb) \
	devcb = &downcast<model1io_device &>(*device).set_in_callback(DEVCB_##_devcb, 2);

#define MCFG_MODEL1IO_DRIVE_READ_CB(_devcb) \
	devcb = &downcast<model1io_device &>(*device).set_drive_read_callback(DEVCB_##_devcb);

#define MCFG_MODEL1IO_DRIVE_WRITE_CB(_devcb) \
	devcb = &downcast<model1io_device &>(*device).set_drive_write_callback(DEVCB_##_devcb);

#define MCFG_MODEL1IO_AN0_CB(_devcb) \
	devcb = &downcast<model1io_device &>(*device).set_an_callback(DEVCB_##_devcb, 0);

#define MCFG_MODEL1IO_AN1_CB(_devcb) \
	devcb = &downcast<model1io_device &>(*device).set_an_callback(DEVCB_##_devcb, 1);

#define MCFG_MODEL1IO_AN2_CB(_devcb) \
	devcb = &downcast<model1io_device &>(*device).set_an_callback(DEVCB_##_devcb, 2);

#define MCFG_MODEL1IO_AN3_CB(_devcb) \
	devcb = &downcast<model1io_device &>(*device).set_an_callback(DEVCB_##_devcb, 3);

#define MCFG_MODEL1IO_AN4_CB(_devcb) \
	devcb = &downcast<model1io_device &>(*device).set_an_callback(DEVCB_##_devcb, 4);

#define MCFG_MODEL1IO_AN5_CB(_devcb) \
	devcb = &downcast<model1io_device &>(*device).set_an_callback(DEVCB_##_devcb, 5);

#define MCFG_MODEL1IO_AN6_CB(_devcb) \
	devcb = &downcast<model1io_device &>(*device).set_an_callback(DEVCB_##_devcb, 6);

#define MCFG_MODEL1IO_AN7_CB(_devcb) \
	devcb = &downcast<model1io_device &>(*device).set_an_callback(DEVCB_##_devcb, 7);

#define MCFG_MODEL1IO_OUTPUT_CB(_devcb) \
	devcb = &downcast<model1io_device &>(*device).set_output_callback(DEVCB_##_devcb);


//**************************************************************************
//  TYPE DEFINITIONS
//**************************************************************************

class model1io_device : public device_t
{
public:
	// construction/destruction
	model1io_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);

	// configuration
	template <class Object> devcb_base &set_read_callback(Object &&cb)
	{ return m_read_cb.set_callback(std::forward<Object>(cb)); }

	template <class Object> devcb_base &set_write_callback(Object &&cb)
	{ return m_write_cb.set_callback(std::forward<Object>(cb)); }

	template <class Object> devcb_base &set_in_callback(Object &&cb, int index)
	{ return m_in_cb[index].set_callback(std::forward<Object>(cb)); }

	template <class Object> devcb_base &set_drive_read_callback(Object &&cb)
	{ return m_drive_read_cb.set_callback(std::forward<Object>(cb)); }

	template <class Object> devcb_base &set_drive_write_callback(Object &&cb)
	{ return m_drive_write_cb.set_callback(std::forward<Object>(cb)); }

	template <class Object> devcb_base &set_an_callback(Object &&cb, int index)
	{ return m_an_cb[index].set_callback(std::forward<Object>(cb)); }

	template <class Object> devcb_base &set_output_callback(Object &&cb)
	{ return m_output_cb.set_callback(std::forward<Object>(cb)); }

	void mem_map(address_map &map);

protected:
	// device-level overrides
	virtual void device_start() override;
	virtual const tiny_rom_entry *device_rom_region() const override;
	virtual ioport_constructor device_input_ports() const override;
	virtual void device_add_mconfig(machine_config &config) override;

private:
	required_device<eeprom_serial_93cxx_device> m_eeprom;
	required_ioport m_buttons;
	required_ioport_array<3> m_dsw;

	DECLARE_READ8_MEMBER(io_r);
	DECLARE_WRITE8_MEMBER(io_w);

	DECLARE_WRITE8_MEMBER(io_pa_w);
	DECLARE_READ8_MEMBER(io_pb_r);
	DECLARE_READ8_MEMBER(io_pc_r);
	DECLARE_READ8_MEMBER(io_pd_r);
	DECLARE_READ8_MEMBER(io_pe_r);
	DECLARE_WRITE8_MEMBER(io_pe_w);
	DECLARE_WRITE8_MEMBER(io_pf_w);
	DECLARE_READ8_MEMBER(io_pg_r);

	ioport_value analog0_r();
	ioport_value analog1_r();
	ioport_value analog2_r();
	ioport_value analog3_r();

	devcb_read8 m_read_cb;
	devcb_write8 m_write_cb;
	devcb_read8 m_in_cb[3];
	devcb_read8 m_drive_read_cb;
	devcb_write8 m_drive_write_cb;
	devcb_read8 m_an_cb[8];
	devcb_write8 m_output_cb;

	bool m_secondary_controls;
};

// device type definition
DECLARE_DEVICE_TYPE(SEGA_MODEL1IO, model1io_device)

#endif // MAME_MACHINE_MODEL1IO_H