blob: fc70dd82624c4ad478477b1154dda1ec39f9b938 (
plain) (
tree)
|
|
// license:BSD-3-Clause
// copyright-holders:Aaron Giles
/***************************************************************************
RIOT 6532 emulation
***************************************************************************/
#pragma once
#ifndef __RIOT6532_H__
#define __RIOT6532_H__
/***************************************************************************
TYPE DEFINITIONS
***************************************************************************/
// ======================> riot6532_device
class riot6532_device : public device_t
{
public:
// construction/destruction
riot6532_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);
auto in_pa_callback() { return m_in_pa_cb.bind(); }
auto out_pa_callback() { return m_out_pa_cb.bind(); }
auto in_pb_callback() { return m_in_pb_cb.bind(); }
auto out_pb_callback() { return m_out_pb_cb.bind(); }
auto irq_callback() { return m_irq_cb.bind(); }
DECLARE_READ8_MEMBER( read );
DECLARE_WRITE8_MEMBER( write );
uint8_t reg_r(uint8_t offset, bool debugger_access = false);
void reg_w(uint8_t offset, uint8_t data);
void porta_in_set(uint8_t data, uint8_t mask);
void portb_in_set(uint8_t data, uint8_t mask);
DECLARE_WRITE_LINE_MEMBER(pa0_w);
DECLARE_WRITE_LINE_MEMBER(pa1_w);
DECLARE_WRITE_LINE_MEMBER(pa2_w);
DECLARE_WRITE_LINE_MEMBER(pa3_w);
DECLARE_WRITE_LINE_MEMBER(pa4_w);
DECLARE_WRITE_LINE_MEMBER(pa5_w);
DECLARE_WRITE_LINE_MEMBER(pa6_w);
DECLARE_WRITE_LINE_MEMBER(pa7_w);
DECLARE_WRITE_LINE_MEMBER(pb0_w);
DECLARE_WRITE_LINE_MEMBER(pb1_w);
DECLARE_WRITE_LINE_MEMBER(pb2_w);
DECLARE_WRITE_LINE_MEMBER(pb3_w);
DECLARE_WRITE_LINE_MEMBER(pb4_w);
DECLARE_WRITE_LINE_MEMBER(pb5_w);
DECLARE_WRITE_LINE_MEMBER(pb6_w);
DECLARE_WRITE_LINE_MEMBER(pb7_w);
uint8_t porta_in_get();
uint8_t portb_in_get();
uint8_t porta_out_get();
uint8_t portb_out_get();
void timer_end();
protected:
class riot6532_port
{
public:
uint8_t m_in;
uint8_t m_out;
uint8_t m_ddr;
devcb_read8 *m_in_cb;
devcb_write8 *m_out_cb;
};
// device-level overrides
virtual void device_start() override;
virtual void device_reset() override;
virtual void device_timer(emu_timer &timer, device_timer_id id, int param, void *ptr) override;
virtual void device_post_load() override { }
virtual void device_clock_changed() override { }
private:
void update_irqstate();
uint8_t apply_ddr(const riot6532_port *port);
void update_pa7_state();
uint8_t get_timer();
riot6532_port m_port[2];
devcb_read8 m_in_pa_cb;
devcb_write8 m_out_pa_cb;
devcb_read8 m_in_pb_cb;
devcb_write8 m_out_pb_cb;
devcb_write_line m_irq_cb;
uint8_t m_irqstate;
uint8_t m_irqenable;
int m_irq;
uint8_t m_pa7dir; /* 0x80 = high-to-low, 0x00 = low-to-high */
uint8_t m_pa7prev;
uint8_t m_timershift;
uint8_t m_timerstate;
emu_timer * m_timer;
enum
{
TIMER_END_CB
};
};
// device type definition
DECLARE_DEVICE_TYPE(RIOT6532, riot6532_device)
#endif
|