// license:BSD-3-Clause
// copyright-holders:Ville Linde
/* Analog Devices ADSP-2106x SHARC emulator v3.0
Written by Ville Linde
*/
#include "emu.h"
#include "debugger.h"
#include "sharc.h"
#include "sharcfe.h"
#define DISABLE_FAST_REGISTERS 1
#define CACHE_SIZE (2 * 1024 * 1024)
#define COMPILE_BACKWARDS_BYTES 128
#define COMPILE_FORWARDS_BYTES 512
#define COMPILE_MAX_INSTRUCTIONS ((COMPILE_BACKWARDS_BYTES/4) + (COMPILE_FORWARDS_BYTES/4))
#define COMPILE_MAX_SEQUENCE 64
enum
{
SHARC_PC=1, SHARC_PCSTK, SHARC_MODE1, SHARC_MODE2,
SHARC_ASTAT, SHARC_STKY, SHARC_IRPTL, SHARC_IMASK,
SHARC_IMASKP, SHARC_USTAT1, SHARC_USTAT2, SHARC_LCNTR,
SHARC_R0, SHARC_R1, SHARC_R2, SHARC_R3,
SHARC_R4, SHARC_R5, SHARC_R6, SHARC_R7,
SHARC_R8, SHARC_R9, SHARC_R10, SHARC_R11,
SHARC_R12, SHARC_R13, SHARC_R14, SHARC_R15,
SHARC_SYSCON, SHARC_SYSSTAT, SHARC_MRF, SHARC_MRB,
SHARC_STSTKP, SHARC_PCSTKP, SHARC_LSTKP, SHARC_CURLCNTR,
SHARC_FADDR, SHARC_DADDR,
SHARC_I0, SHARC_I1, SHARC_I2, SHARC_I3,
SHARC_I4, SHARC_I5, SHARC_I6, SHARC_I7,
SHARC_I8, SHARC_I9, SHARC_I10, SHARC_I11,
SHARC_I12, SHARC_I13, SHARC_I14, SHARC_I15,
SHARC_M0, SHARC_M1, SHARC_M2, SHARC_M3,
SHARC_M4, SHARC_M5, SHARC_M6, SHARC_M7,
SHARC_M8, SHARC_M9, SHARC_M10, SHARC_M11,
SHARC_M12, SHARC_M13, SHARC_M14, SHARC_M15,
SHARC_L0, SHARC_L1, SHARC_L2, SHARC_L3,
SHARC_L4, SHARC_L5, SHARC_L6, SHARC_L7,
SHARC_L8, SHARC_L9, SHARC_L10, SHARC_L11,
SHARC_L12, SHARC_L13, SHARC_L14, SHARC_L15,
SHARC_B0, SHARC_B1, SHARC_B2, SHARC_B3,
SHARC_B4, SHARC_B5, SHARC_B6, SHARC_B7,
SHARC_B8, SHARC_B9, SHARC_B10, SHARC_B11,
SHARC_B12, SHARC_B13, SHARC_B14, SHARC_B15
};
#define ROPCODE(pc) ((UINT64)(m_internal_ram[((pc-0x20000) * 3) + 0]) << 32) | \
((UINT64)(m_internal_ram[((pc-0x20000) * 3) + 1]) << 16) | \
((UINT64)(m_internal_ram[((pc-0x20000) * 3) + 2]) << 0)
const device_type ADSP21062 = &device_creator<adsp21062_device>;
// This is just used to stop the debugger from complaining about executing from I/O space
static ADDRESS_MAP_START( internal_pgm, AS_PROGRAM, 64, adsp21062_device )
AM_RANGE(0x20000, 0x7ffff) AM_RAM AM_SHARE("x")
ADDRESS_MAP_END
adsp21062_device::adsp21062_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock)
: cpu_device(mconfig, ADSP21062, "ADSP21062", tag, owner, clock, "adsp21062", __FILE__)
, m_program_config("program", ENDIANNESS_LITTLE, 64, 24, -3, ADDRESS_MAP_NAME(internal_pgm))
, m_data_config("data", ENDIANNESS_LITTLE, 32, 32, -2)
, m_boot_mode(BOOT_MODE_HOST)
, m_cache(CACHE_SIZE + sizeof(sharc_internal_state))
, m_drcuml(nullptr)
, m_drcfe(nullptr)
, m_enable_drc(false)
{
}
offs_t adsp21062_device::disasm_disassemble(char *buffer, offs_t pc, const UINT8 *oprom, const UINT8 *opram, UINT32 options)
{
extern CPU_DISASSEMBLE( sharc );
return CPU_DISASSEMBLE_NAME(sharc)(this, buffer, pc, oprom, opram, options);
}
void adsp21062_device::enable_recompiler()
{
m_enable_drc = true;
}
void adsp21062_device::CHANGE_PC(UINT32 newpc)
{
m_core->pc = newpc;
m_core->daddr = newpc;
m_core->faddr = newpc+1;
m_core->nfaddr = newpc+2;
}
void adsp21062_device::CHANGE_PC_DELAYED(UINT32 newpc)
{
m_core->nfaddr = newpc;
m_core->delay_slot1 = m_core->pc;
m_core->delay_slot2 = m_core->daddr;
}
TIMER_CALLBACK_MEMBER(adsp21062_device::sharc_iop_delayed_write_callback)
{
switch (m_core->iop_delayed_reg)
{
case 0x1c:
{
if (m_core->iop_delayed_data & 0x1)
{
sharc_dma_exec(6);
}
break;
}
case 0x1d:
{
if (m_core->iop_delayed_data & 0x1)
{
sharc_dma_exec(7);
}
break;
}
default: fatalerror("SHARC: sharc_iop_delayed_write: unknown IOP register %02X\n", m_core->iop_delayed_reg);
}
m_core->delayed_iop_timer->adjust(attotime::never, 0);
}
void adsp21062_device::sharc_iop_delayed_w(UINT32 reg, UINT32 data, int cycles)
{
m_core->iop_delayed_reg = reg;
m_core->iop_delayed_data = data;
m_core->delayed_iop_timer->adjust(cycles_to_attotime(cycles), 0);
}
/* IOP registers */
UINT32 adsp21062_device::sharc_iop_r(UINT32 address)
{
switch (address)
{
case 0x00: return 0; // System configuration
case 0x37: // DMA status
{
return m_core->dma_status;
}
default: fatalerror("sharc_iop_r: Unimplemented IOP reg %02X at %08X\n", address, m_core->pc);
}
}
void adsp21062_device::sharc_iop_w(UINT32 address, UINT32 data)
{
switch (address)
{
case 0x00: break; // System configuration
case 0x02: break; // External Memory Wait State Configuration
case 0x04: // External port DMA buffer 0
/* TODO: Last Bronx uses this to init the program, int_index however is 0? */
{
external_dma_write(m_core->extdma_shift,data);
m_core->extdma_shift++;
if(m_core->extdma_shift == 3)
m_core->extdma_shift = 0;
#if 0
UINT64 r = pm_read48(m_core->dma[6].int_index);
r &= ~((UINT64)(0xffff) << (m_core->extdma_shift*16));
r |= ((UINT64)data & 0xffff) << (m_core->extdma_shift*16);
pm_write48(m_core->dma[6].int_index, r);
m_core->extdma_shift++;
if (m_core->extdma_shift == 3)
{
m_core->extdma_shift = 0;
m_core->dma[6].int_index ++;
}
#endif
}
break;
case 0x08: break; // Message Register 0
case 0x09: break; // Message Register 1
case 0x0a: break; // Message Register 2
case 0x0b: break; // Message Register 3
case 0x0c: break; // Message Register 4
case 0x0d: break; // Message Register 5
case 0x0e: break; // Message Register 6
case 0x0f: break; // Message Register 7
case 0x14: // reserved??? written by Last Bronx
case 0x17: break;
// DMA 6
case 0x1c:
{
m_core->dma[6].control = data;
sharc_iop_delayed_w(0x1c, data, 1);
break;
}
case 0x20: break;
case 0x40: m_core->dma[6].int_index = data; return;
case 0x41: m_core->dma[6].int_modifier = data; return;
case 0x42: m_core->dma[6].int_count = data; return;
case 0x43: m_core->dma[6].chain_ptr = data; return;
case 0x44: m_core->dma[6].gen_purpose = data; return;
case 0x45: m_core->dma[6].ext_index = data; return;
case 0x46: m_core->dma[6].ext_modifier = data; return;
case 0x47: m_core->dma[6].ext_count = data; return;
// DMA 7
case 0x1d:
{
m_core->dma[7].control = data;
sharc_iop_delayed_w(0x1d, data, 30);
break;
}
case 0x48: m_core->dma[7].int_index = data; return;
case 0x49: m_core->dma[7].int_modifier = data; return;
case 0x4a: m_core->dma[7].int_count = data; return;
case 0x4b: m_core->dma[7].chain_ptr = data; return;
case 0x4c: m_core->dma[7].gen_purpose = data; return;
case 0x4d: m_core->dma[7].ext_index = data; return;
case 0x4e: m_core->dma[7].ext_modifier = data; return;
case 0x4f: m_core->dma[7].ext_count = data; return;
default: fatalerror("sharc_iop_w: Unimplemented IOP reg %02X, %08X at %08X\n", address, data, m_core->pc);
}
}
#include "sharcmem.hxx"
#include "sharcdma.hxx"
#include "sharcops.hxx"
#include "sharcops.h"
void adsp21062_device::build_opcode_table()
{
int i, j;
int num_ops = sizeof(s_sharc_opcode_table) / sizeof(SHARC_OP);
for (i=0; i < 512; i++)
{
m_sharc_op[i] = &adsp21062_device::sharcop_unimplemented;
}
for (i=0; i < 512; i++)
{
UINT16 op = i << 7;
for (j=0; j < num_ops; j++)
{
if ((s_sharc_opcode_table[j].op_mask & op) == s_sharc_opcode_table[j].op_bits)
{
if (m_sharc_op[i] != &adsp21062_device::sharcop_unimplemented)
{
fatalerror("build_opcode_table: table already filled! (i=%04X, j=%d)\n", i, j);
}
else
{
m_sharc_op[i] = s_sharc_opcode_table[j].handler;
}
}
}
}
}
/*****************************************************************************/
void adsp21062_device::external_iop_write(UINT32 address, UINT32 data)
{
if (address == 0x1c)
{
if (data != 0)
{
m_core->dma[6].control = data;
}
}
else
{
osd_printf_debug("SHARC IOP write %08X, %08X\n", address, data);
sharc_iop_w(address, data);
}
}
void adsp21062_device::external_dma_write(UINT32 address, UINT64 data)
{
/*
All addresses in the 17-bit index registers are offset by 0x0002 0000, the
first internal RAM location, before they are used by the DMA controller.
*/
switch ((m_core->dma[6].control >> 6) & 0x3)
{
case 2: // 16/48 packing
{
int shift = address % 3;
UINT64 r = pm_read48((m_core->dma[6].int_index & 0x1ffff) | 0x20000);
r &= ~((UINT64)(0xffff) << (shift*16));
r |= (data & 0xffff) << (shift*16);
pm_write48((m_core->dma[6].int_index & 0x1ffff) | 0x20000, r);
if (shift == 2)
{
m_core->dma[6].int_index += m_core->dma[6].int_modifier;
}
break;
}
default:
{
fatalerror("sharc_external_dma_write: unimplemented packing mode %d\n", (m_core->dma[6].control >> 6) & 0x3);
}
}
}
void adsp21062_device::device_start()
{
int saveindex;
m_core = (sharc_internal_state *)m_cache.alloc_near(sizeof(sharc_internal_state));
memset(m_core, 0, sizeof(sharc_internal_state));
m_program = &space(AS_PROGRAM);
m_direct = &m_program->direct();
m_data = &space(AS_DATA);
build_opcode_table();
m_internal_ram_block0 = &m_internal_ram[0];
m_internal_ram_block1 = &m_internal_ram[0x20000/2];
// init UML generator
UINT32 umlflags = 0;
m_drcuml = std::make_unique<drcuml_state>(*this, m_cache, umlflags, 1, 24, 0);
// add UML symbols
m_drcuml->symbol_add(&m_core->pc, sizeof(m_core->pc), "pc");
m_drcuml->symbol_add(&m_core->icount, sizeof(m_core->icount), "icount");
for (int i=0; i < 16; i++)
{
char buf[10];
sprintf(buf, "r%d", i);
m_drcuml->symbol_add(&m_core->r[i], sizeof(m_core->r[i]), buf);
if (i < 8)
{
sprintf(buf, "dag_i%d", i);
m_drcuml->symbol_add(&m_core->dag1.i[i & 7], sizeof(m_core->dag1.i[i & 7]), buf);
sprintf(buf, "dag_m%d", i);
m_drcuml->symbol_add(&m_core->dag1.m[i & 7], sizeof(m_core->dag1.m[i & 7]), buf);
sprintf(buf, "dag_l%d", i);
m_drcuml->symbol_add(&m_core->dag1.l[i & 7], sizeof(m_core->dag1.l[i & 7]), buf);
sprintf(buf, "dag_b%d", i);
m_drcuml->symbol_add(&m_core->dag1.b[i & 7], sizeof(m_core->dag1.b[i & 7]), buf);
}
else
{
sprintf(buf, "dag_i%d", i);
m_drcuml->symbol_add(&m_core->dag2.i[i & 7], sizeof(m_core->dag2.i[i & 7]), buf);
sprintf(buf, "dag_m%d", i);
m_drcuml->symbol_add(&m_core->dag2.m[i & 7], sizeof(m_core->dag2.m[i & 7]), buf);
sprintf(buf, "dag_l%d", i);
m_drcuml->symbol_add(&m_core->dag2.l[i & 7], sizeof(m_core->dag2.l[i & 7]), buf);
sprintf(buf, "dag_b%d", i);
m_drcuml->symbol_add(&m_core->dag2.b[i & 7], sizeof(m_core->dag2.b[i & 7]), buf);
}
}
m_drcuml->symbol_add(&m_core->astat, sizeof(m_core->astat), "astat");
m_drcuml->symbol_add(&m_core->mode1, sizeof(m_core->mode1), "mode1");
m_drcuml->symbol_add(&m_core->mode2, sizeof(m_core->mode2), "mode2");
m_drcuml->symbol_add(&m_core->lcntr, sizeof(m_core->lcntr), "lcntr");
m_drcuml->symbol_add(&m_core->curlcntr, sizeof(m_core->curlcntr), "curlcntr");
m_drcuml->symbol_add(&m_core->imask, sizeof(m_core->imask), "imask");
m_drcuml->symbol_add(&m_core->imaskp, sizeof(m_core->imaskp), "imaskp");
m_drcuml->symbol_add(&m_core->irptl, sizeof(m_core->irptl), "irptl");
m_drcuml->symbol_add(&m_core->ustat1, sizeof(m_core->ustat1), "ustat1");
m_drcuml->symbol_add(&m_core->ustat2, sizeof(m_core->ustat2), "ustat2");
m_drcuml->symbol_add(&m_core->stky, sizeof(m_core->stky), "stky");
m_drcuml->symbol_add(&m_core->astat_drc.az, sizeof(m_core->astat_drc.az), "astat_az");
m_drcuml->symbol_add(&m_core->astat_drc.ac, sizeof(m_core->astat_drc.ac), "astat_ac");
m_drcuml->symbol_add(&m_core->astat_drc.an, sizeof(m_core->astat_drc.an), "astat_an");
m_drcuml->symbol_add(&m_core->astat_drc.av, sizeof(m_core->astat_drc.av), "astat_av");
m_drcuml->symbol_add(&m_core->astat_drc.ai, sizeof(m_core->astat_drc.ai), "astat_ai");
m_drcuml->symbol_add(&m_core->astat_drc.as, sizeof(m_core->astat_drc.as), "astat_as");
m_drcuml->symbol_add(&m_core->astat_drc.mv, sizeof(m_core->astat_drc.mv), "astat_mv");
m_drcuml->symbol_add(&m_core->astat_drc.mn, sizeof(m_core->astat_drc.mn), "astat_mn");
m_drcuml->symbol_add(&m_core->astat_drc.mu, sizeof(m_core->astat_drc.mu), "astat_mu");
m_drcuml->symbol_add(&m_core->astat_drc.mi, sizeof(m_core->astat_drc.mi), "astat_mi");
m_drcuml->symbol_add(&m_core->astat_drc.sz, sizeof(m_core->astat_drc.sz), "astat_sz");
m_drcuml->symbol_add(&m_core->astat_drc.sv, sizeof(m_core->astat_drc.sv), "astat_sv");
m_drcuml->symbol_add(&m_core->astat_drc.ss, sizeof(m_core->astat_drc.ss), "astat_ss");
m_drcuml->symbol_add(&m_core->arg0, sizeof(m_core->arg0), "arg0");
m_drcuml->symbol_add(&m_core->arg1, sizeof(m_core->arg1), "arg1");
m_drcuml->symbol_add(&m_core->arg2, sizeof(m_core->arg2), "arg2");
m_drcuml->symbol_add(&m_core->arg3, sizeof(m_core->arg3), "arg3");
m_drcuml->symbol_add(&m_core->dreg_temp, sizeof(m_core->dreg_temp), "dreg_temp");
m_drcuml->symbol_add(&m_core->lstkp, sizeof(m_core->lstkp), "lstkp");
m_drcuml->symbol_add(&m_core->px, sizeof(m_core->px), "px");
m_drcfe = std::make_unique<sharc_frontend>(this, COMPILE_BACKWARDS_BYTES, COMPILE_FORWARDS_BYTES, COMPILE_MAX_SEQUENCE);
for (int i = 0; i < 16; i++)
{
m_regmap[i] = uml::mem(&m_core->r[i]);
}
// I0-3 used by the DRC, rest can be assigned to fast registers
if (!DISABLE_FAST_REGISTERS)
{
drcbe_info beinfo;
m_drcuml->get_backend_info(beinfo);
if (beinfo.direct_iregs > 4)
m_regmap[0] = uml::I4;
if (beinfo.direct_iregs > 5)
m_regmap[1] = uml::I5;
if (beinfo.direct_iregs > 6)
m_regmap[2] = uml::I6;
if (beinfo.direct_iregs > 7)
m_regmap[3] = uml::I7;
}
m_cache_dirty = true;
m_core->delayed_iop_timer = machine().scheduler().timer_alloc(timer_expired_delegate(FUNC(adsp21062_device::sharc_iop_delayed_write_callback), this));
for (auto & elem : m_core->dma_op)
{
elem.src = 0;
elem.dst = 0;
elem.chain_ptr = 0;
elem.src_modifier = 0;
elem.dst_modifier = 0;
elem.src_count = 0;
elem.dst_count = 0;
elem.pmode = 0;
elem.chained_direction = 0;
elem.active = false;
elem.timer = machine().scheduler().timer_alloc(timer_expired_delegate(FUNC(adsp21062_device::sharc_dma_callback), this));
}
for (int i=0; i < 16; i++)
{
m_core->r[i].r = 0;
m_core->reg_alt[i].r = 0;
}
m_core->mrf = 0;
m_core->mrb = 0;
for (auto & elem : m_core->pcstack)
{
elem = 0;
}
for (int i=0; i < 6; i++)
{
m_core->lcstack[i] = 0;
m_core->lastack[i] = 0;
}
m_core->pcstk = 0;
m_core->laddr.addr = m_core->laddr.code = m_core->laddr.loop_type = 0;
m_core->curlcntr = 0;
m_core->lcntr = 0;
for (int i=0; i < 8; i++)
{
m_core->dag1.i[i] = m_core->dag1.m[i] = m_core->dag1.b[i] = m_core->dag1.l[i] = 0;
m_core->dag2.i[i] = m_core->dag2.m[i] = m_core->dag2.b[i] = m_core->dag2.l[i] = 0;
m_core->dag1_alt.i[i] = m_core->dag1_alt.m[i] = m_core->dag1_alt.b[i] = m_core->dag1_alt.l[i] = 0;
m_core->dag2_alt.i[i] = m_core->dag2_alt.m[i] = m_core->dag2_alt.b[i] = m_core->dag2_alt.l[i] = 0;
}
for (auto & elem : m_core->dma)
{
elem.control = 0;
elem.int_index = 0;
elem.int_modifier = 0;
elem.int_count = 0;
elem.chain_ptr = 0;
elem.gen_purpose = 0;
elem.ext_index = 0;
elem.ext_modifier = 0;
elem.ext_count = 0;
}
m_core->mode1 = 0;
m_core->mode2 = 0;
m_core->astat = 0;
m_core->irptl = 0;
m_core->imask = 0;
m_core->imaskp = 0;
m_core->ustat1 = 0;
m_core->ustat2 = 0;
m_core->flag[0] = m_core->flag[1] = m_core->flag[2] = m_core->flag[3] = 0;
m_core->syscon = 0;
m_core->sysstat = 0;
for (auto & elem : m_core->status_stack)
{
elem.mode1 = 0;
elem.astat = 0;
}
m_core->status_stkp = 0;
m_core->px = 0;
m_core->opcode = 0;
m_core->irq_pending = 0;
m_core->active_irq_num = 0;
m_core->dma_status = 0;
m_core->iop_delayed_reg = 0;
m_core->iop_delayed_data = 0;
m_core->delay_slot1 = 0;
m_core->delay_slot2 = 0;
m_core->systemreg_latency_cycles = 0;
m_core->systemreg_latency_reg = 0;
m_core->systemreg_latency_data = 0;
m_core->systemreg_previous_data = 0;
m_core->astat_old = 0;
m_core->astat_old_old = 0;
m_core->astat_old_old_old = 0;
m_core->fp0 = 0.0f;
m_core->fp1 = 1.0f;
save_item(NAME(m_core->pc));
save_pointer(NAME(&m_core->r[0].r), ARRAY_LENGTH(m_core->r));
save_pointer(NAME(&m_core->reg_alt[0].r), ARRAY_LENGTH(m_core->reg_alt));
save_item(NAME(m_core->mrf));
save_item(NAME(m_core->mrb));
save_item(NAME(m_core->pcstack));
save_item(NAME(m_core->lcstack));
save_item(NAME(m_core->lastack));
save_item(NAME(m_core->lstkp));
save_item(NAME(m_core->faddr));
save_item(NAME(m_core->daddr));
save_item(NAME(m_core->pcstk));
save_item(NAME(m_core->pcstkp));
save_item(NAME(m_core->laddr.addr));
save_item(NAME(m_core->laddr.code));
save_item(NAME(m_core->laddr.loop_type));
save_item(NAME(m_core->curlcntr));
save_item(NAME(m_core->lcntr));
save_item(NAME(m_core->dag1.i));
save_item(NAME(m_core->dag1.m));
save_item(NAME(m_core->dag1.b));
save_item(NAME(m_core->dag1.l));
save_item(NAME(m_core->dag2.i));
save_item(NAME(m_core->dag2.m));
save_item(NAME(m_core->dag2.b));
save_item(NAME(m_core->dag2.l));
save_item(NAME(m_core->dag1_alt.i));
save_item(NAME(m_core->dag1_alt.m));
save_item(NAME(m_core->dag1_alt.b));
save_item(NAME(m_core->dag1_alt.l));
save_item(NAME(m_core->dag2_alt.i));
save_item(NAME(m_core->dag2_alt.m));
save_item(NAME(m_core->dag2_alt.b));
save_item(NAME(m_core->dag2_alt.l));
for (saveindex = 0; saveindex < ARRAY_LENGTH(m_core->dma); saveindex++)
{
save_item(NAME(m_core->dma[saveindex].control), saveindex);
save_item(NAME(m_core->dma[saveindex].int_index), saveindex);
save_item(NAME(m_core->dma[saveindex].int_modifier), saveindex);
save_item(NAME(m_core->dma[saveindex].int_count), saveindex);
save_item(NAME(m_core->dma[saveindex].chain_ptr), saveindex);
save_item(NAME(m_core->dma[saveindex].gen_purpose), saveindex);
save_item(NAME(m_core->dma[saveindex].ext_index), saveindex);
save_item(NAME(m_core->dma[saveindex].ext_modifier), saveindex);
save_item(NAME(m_core->dma[saveindex].ext_count), saveindex);
}
save_item(NAME(m_core->mode1));
save_item(NAME(m_core->mode2));
save_item(NAME(m_core->astat));
save_item(NAME(m_core->stky));
save_item(NAME(m_core->irptl));
save_item(NAME(m_core->imask));
save_item(NAME(m_core->imaskp));
save_item(NAME(m_core->ustat1));
save_item(NAME(m_core->ustat2));
save_item(NAME(m_core->flag));
save_item(NAME(m_core->syscon));
save_item(NAME(m_core->sysstat));
for (saveindex = 0; saveindex < ARRAY_LENGTH(m_core->status_stack); saveindex++)
{
save_item(NAME(m_core->status_stack[saveindex].mode1), saveindex);
save_item(NAME(m_core->status_stack[saveindex].astat), saveindex);
}
save_item(NAME(m_core->status_stkp));
save_item(NAME(m_core->px));
save_pointer(NAME(m_internal_ram), 2 * 0x10000);
save_item(NAME(m_core->opcode));
save_item(NAME(m_core->nfaddr));
save_item(NAME(m_core->idle));
save_item(NAME(m_core->irq_pending));
save_item(NAME(m_core->active_irq_num));
for (saveindex = 0; saveindex < ARRAY_LENGTH(m_core->dma_op); saveindex++)
{
save_item(NAME(m_core->dma_op[saveindex].src), saveindex);
save_item(NAME(m_core->dma_op[saveindex].dst), saveindex);
save_item(NAME(m_core->dma_op[saveindex].chain_ptr), saveindex);
save_item(NAME(m_core->dma_op[saveindex].src_modifier), saveindex);
save_item(NAME(m_core->dma_op[saveindex].dst_modifier), saveindex);
save_item(NAME(m_core->dma_op[saveindex].src_count), saveindex);
save_item(NAME(m_core->dma_op[saveindex].dst_count), saveindex);
save_item(NAME(m_core->dma_op[saveindex].pmode), saveindex);
save_item(NAME(m_core->dma_op[saveindex].chained_direction), saveindex);
save_item(NAME(m_core->dma_op[saveindex].active), saveindex);
}
save_item(NAME(m_core->dma_status));
save_item(NAME(m_core->interrupt_active));
save_item(NAME(m_core->iop_delayed_reg));
save_item(NAME(m_core->iop_delayed_data));
save_item(NAME(m_core->delay_slot1));
save_item(NAME(m_core->delay_slot2));
save_item(NAME(m_core->systemreg_latency_cycles));
save_item(NAME(m_core->systemreg_latency_reg));
save_item(NAME(m_core->systemreg_latency_data));
save_item(NAME(m_core->systemreg_previous_data));
save_item(NAME(m_core->astat_old));
save_item(NAME(m_core->astat_old_old));
save_item(NAME(m_core->astat_old_old_old));
state_add( SHARC_PC, "PC", m_core->pc).formatstr("%08X");
state_add( SHARC_PCSTK, "PCSTK", m_core->pcstk).formatstr("%08X");
state_add( SHARC_PCSTKP, "PCSTKP", m_core->pcstkp).formatstr("%08X");
state_add( SHARC_LSTKP, "LSTKP", m_core->lstkp).formatstr("%08X");
state_add( SHARC_FADDR, "FADDR", m_core->faddr).formatstr("%08X");
state_add( SHARC_DADDR, "DADDR", m_core->daddr).formatstr("%08X");
state_add( SHARC_MODE1, "MODE1", m_core->mode1).formatstr("%08X");
state_add( SHARC_MODE2, "MODE2", m_core->mode2).formatstr("%08X");
state_add( SHARC_ASTAT, "ASTAT", m_core->astat).formatstr("%08X");
state_add( SHARC_IRPTL, "IRPTL", m_core->irptl).formatstr("%08X");
state_add( SHARC_IMASK, "IMASK", m_core->imask).formatstr("%08X");
state_add( SHARC_USTAT1, "USTAT1", m_core->ustat1).formatstr("%08X");
state_add( SHARC_USTAT2, "USTAT2", m_core->ustat2).formatstr("%08X");
state_add( SHARC_CURLCNTR, "CURLCNTR", m_core->curlcntr).formatstr("%08X");
state_add( SHARC_STSTKP, "STSTKP", m_core->status_stkp).formatstr("%08X");
state_add( SHARC_R0, "R0", m_core->r[0].r).formatstr("%08X");
state_add( SHARC_R1, "R1", m_core->r[1].r).formatstr("%08X");
state_add( SHARC_R2, "R2", m_core->r[2].r).formatstr("%08X");
state_add( SHARC_R3, "R3", m_core->r[3].r).formatstr("%08X");
state_add( SHARC_R4, "R4", m_core->r[4].r).formatstr("%08X");
state_add( SHARC_R5, "R5", m_core->r[5].r).formatstr("%08X");
state_add( SHARC_R6, "R6", m_core->r[6].r).formatstr("%08X");
state_add( SHARC_R7, "R7", m_core->r[7].r).formatstr("%08X");
state_add( SHARC_R8, "R8", m_core->r[8].r).formatstr("%08X");
state_add( SHARC_R9, "R9", m_core->r[9].r).formatstr("%08X");
state_add( SHARC_R10, "R10", m_core->r[10].r).formatstr("%08X");
state_add( SHARC_R11, "R11", m_core->r[11].r).formatstr("%08X");
state_add( SHARC_R12, "R12", m_core->r[12].r).formatstr("%08X");
state_add( SHARC_R13, "R13", m_core->r[13].r).formatstr("%08X");
state_add( SHARC_R14, "R14", m_core->r[14].r).formatstr("%08X");
state_add( SHARC_R15, "R15", m_core->r[15].r).formatstr("%08X");
state_add( SHARC_I0, "I0", m_core->dag1.i[0]).formatstr("%08X");
state_add( SHARC_I1, "I1", m_core->dag1.i[1]).formatstr("%08X");
state_add( SHARC_I2, "I2", m_core->dag1.i[2]).formatstr("%08X");
state_add( SHARC_I3, "I3", m_core->dag1.i[3]).formatstr("%08X");
state_add( SHARC_I4, "I4", m_core->dag1.i[4]).formatstr("%08X");
state_add( SHARC_I5, "I5", m_core->dag1.i[5]).formatstr("%08X");
state_add( SHARC_I6, "I6", m_core->dag1.i[6]).formatstr("%08X");
state_add( SHARC_I7, "I7", m_core->dag1.i[7]).formatstr("%08X");
state_add( SHARC_I8, "I8", m_core->dag2.i[0]).formatstr("%08X");
state_add( SHARC_I9, "I9", m_core->dag2.i[1]).formatstr("%08X");
state_add( SHARC_I10, "I10", m_core->dag2.i[2]).formatstr("%08X");
state_add( SHARC_I11, "I11", m_core->dag2.i[3]).formatstr("%08X");
state_add( SHARC_I12, "I12", m_core->dag2.i[4]).formatstr("%08X");
state_add( SHARC_I13, "I13", m_core->dag2.i[5]).formatstr("%08X");
state_add( SHARC_I14, "I14", m_core->dag2.i[6]).formatstr("%08X");
state_add( SHARC_I15, "I15", m_core->dag2.i[7]).formatstr("%08X");
state_add( SHARC_M0, "M0", m_core->dag1.m[0]).formatstr("%08X");
state_add( SHARC_M1, "M1", m_core->dag1.m[1]).formatstr("%08X");
state_add( SHARC_M2, "M2", m_core->dag1.m[2]).formatstr("%08X");
state_add( SHARC_M3, "M3", m_core->dag1.m[3]).formatstr("%08X");
state_add( SHARC_M4, "M4", m_core->dag1.m[4]).formatstr("%08X");
state_add( SHARC_M5, "M5", m_core->dag1.m[5]).formatstr("%08X");
state_add( SHARC_M6, "M6", m_core->dag1.m[6]).formatstr("%08X");
state_add( SHARC_M7, "M7", m_core->dag1.m[7]).formatstr("%08X");
state_add( SHARC_M8, "M8", m_core->dag2.m[0]).formatstr("%08X");
state_add( SHARC_M9, "M9", m_core->dag2.m[1]).formatstr("%08X");
state_add( SHARC_M10, "M10", m_core->dag2.m[2]).formatstr("%08X");
state_add( SHARC_M11, "M11", m_core->dag2.m[3]).formatstr("%08X");
state_add( SHARC_M12, "M12", m_core->dag2.m[4]).formatstr("%08X");
state_add( SHARC_M13, "M13", m_core->dag2.m[5]).formatstr("%08X");
state_add( SHARC_M14, "M14", m_core->dag2.m[6]).formatstr("%08X");
state_add( SHARC_M15, "M15", m_core->dag2.m[7]).formatstr("%08X");
state_add( SHARC_L0, "L0", m_core->dag1.l[0]).formatstr("%08X");
state_add( SHARC_L1, "L1", m_core->dag1.l[1]).formatstr("%08X");
state_add( SHARC_L2, "L2", m_core->dag1.l[2]).formatstr("%08X");
state_add( SHARC_L3, "L3", m_core->dag1.l[3]).formatstr("%08X");
state_add( SHARC_L4, "L4", m_core->dag1.l[4]).formatstr("%08X");
state_add( SHARC_L5, "L5", m_core->dag1.l[5]).formatstr("%08X");
state_add( SHARC_L6, "L6", m_core->dag1.l[6]).formatstr("%08X");
state_add( SHARC_L7, "L7", m_core->dag1.l[7]).formatstr("%08X");
state_add( SHARC_L8, "L8", m_core->dag2.l[0]).formatstr("%08X");
state_add( SHARC_L9, "L9", m_core->dag2.l[1]).formatstr("%08X");
state_add( SHARC_L10, "L10", m_core->dag2.l[2]).formatstr("%08X");
state_add( SHARC_L11, "L11", m_core->dag2.l[3]).formatstr("%08X");
state_add( SHARC_L12, "L12", m_core->dag2.l[4]).formatstr("%08X");
state_add( SHARC_L13, "L13", m_core->dag2.l[5]).formatstr("%08X");
state_add( SHARC_L14, "L14", m_core->dag2.l[6]).formatstr("%08X");
state_add( SHARC_L15, "L15", m_core->dag2.l[7]).formatstr("%08X");
state_add( SHARC_B0, "B0", m_core->dag1.b[0]).formatstr("%08X");
state_add( SHARC_B1, "B1", m_core->dag1.b[1]).formatstr("%08X");
state_add( SHARC_B2, "B2", m_core->dag1.b[2]).formatstr("%08X");
state_add( SHARC_B3, "B3", m_core->dag1.b[3]).formatstr("%08X");
state_add( SHARC_B4, "B4", m_core->dag1.b[4]).formatstr("%08X");
state_add( SHARC_B5, "B5", m_core->dag1.b[5]).formatstr("%08X");
state_add( SHARC_B6, "B6", m_core->dag1.b[6]).formatstr("%08X");
state_add( SHARC_B7, "B7", m_core->dag1.b[7]).formatstr("%08X");
state_add( SHARC_B8, "B8", m_core->dag2.b[0]).formatstr("%08X");
state_add( SHARC_B9, "B9", m_core->dag2.b[1]).formatstr("%08X");
state_add( SHARC_B10, "B10", m_core->dag2.b[2]).formatstr("%08X");
state_add( SHARC_B11, "B11", m_core->dag2.b[3]).formatstr("%08X");
state_add( SHARC_B12, "B12", m_core->dag2.b[4]).formatstr("%08X");
state_add( SHARC_B13, "B13", m_core->dag2.b[5]).formatstr("%08X");
state_add( SHARC_B14, "B14", m_core->dag2.b[6]).formatstr("%08X");
state_add( SHARC_B15, "B15", m_core->dag2.b[7]).formatstr("%08X");
state_add( STATE_GENPC, "GENPC", m_core->pc).noshow();
m_icountptr = &m_core->icount;
}
void adsp21062_device::device_reset()
{
memset(m_internal_ram, 0, 2 * 0x10000 * sizeof(UINT16));
switch(m_boot_mode)
{
case BOOT_MODE_EPROM:
{
m_core->dma[6].int_index = 0x20000;
m_core->dma[6].int_modifier = 1;
m_core->dma[6].int_count = 0x100;
m_core->dma[6].ext_index = 0x400000;
m_core->dma[6].ext_modifier = 1;
m_core->dma[6].ext_count = 0x600;
m_core->dma[6].control = 0x2a1;
sharc_dma_exec(6);
dma_op(6);
m_core->dma_op[6].timer->adjust(attotime::never, 0);
break;
}
case BOOT_MODE_HOST:
{
m_core->dma[6].int_index = 0x20000;
m_core->dma[6].int_modifier = 1;
m_core->dma[6].int_count = 0x100;
m_core->dma[6].control = 0xa1;
break;
}
default:
fatalerror("SHARC: Unimplemented boot mode %d\n", m_boot_mode);
}
m_core->pc = 0x20004;
m_core->extdma_shift = 0;
m_core->daddr = m_core->pc + 1;
m_core->faddr = m_core->daddr + 1;
m_core->nfaddr = m_core->faddr+1;
m_core->idle = 0;
m_core->stky = 0x5400000;
m_core->lstkp = 0;
m_core->pcstkp = 0;
m_core->interrupt_active = 0;
m_drcfe->flush();
}
void adsp21062_device::execute_set_input(int irqline, int state)
{
if (irqline >= 0 && irqline <= 2)
{
if (state == ASSERT_LINE)
{
m_core->irq_pending |= 1 << (8-irqline);
}
else
{
m_core->irq_pending &= ~(1 << (8-irqline));
}
}
else if (irqline >= SHARC_INPUT_FLAG0 && irqline <= SHARC_INPUT_FLAG3)
{
set_flag_input(irqline - SHARC_INPUT_FLAG0, state);
}
}
void adsp21062_device::set_flag_input(int flag_num, int state)
{
if (flag_num >= 0 && flag_num < 4)
{
// Check if flag is set to input in MODE2 (bit == 0)
if ((m_core->mode2 & (1 << (flag_num+15))) == 0)
{
m_core->flag[flag_num] = state ? 1 : 0;
}
else
{
fatalerror("sharc_set_flag_input: flag %d is set output!\n", flag_num);
}
}
}
void adsp21062_device::check_interrupts()
{
int i;
if ((m_core->imask & m_core->irq_pending) && (m_core->mode1 & MODE1_IRPTEN) && !m_core->interrupt_active &&
m_core->pc != m_core->delay_slot1 && m_core->pc != m_core->delay_slot2)
{
int which = 0;
for (i=0; i < 32; i++)
{
if (m_core->irq_pending & (1 << i))
{
break;
}
which++;
}
if (m_core->idle)
{
PUSH_PC(m_core->pc+1);
}
else
{
PUSH_PC(m_core->daddr);
}
m_core->irptl |= 1 << which;
if (which >= 6 && which <= 8)
{
PUSH_STATUS_STACK();
}
CHANGE_PC(0x20000 + (which * 0x4));
/* TODO: alter IMASKP */
m_core->active_irq_num = which;
m_core->irq_pending &= ~(1 << which);
m_core->interrupt_active = 1;
}
}
void adsp21062_device::execute_run()
{
if (m_enable_drc)
{
if (m_core->irq_pending != 0)
{
m_core->idle = 0;
}
execute_run_drc();
return;
}
else
{
if (m_core->idle && m_core->irq_pending == 0)
{
m_core->icount = 0;
debugger_instruction_hook(this, m_core->daddr);
}
if (m_core->irq_pending != 0)
{
check_interrupts();
m_core->idle = 0;
}
while (m_core->icount > 0 && !m_core->idle)
{
m_core->pc = m_core->daddr;
m_core->daddr = m_core->faddr;
m_core->faddr = m_core->nfaddr;
m_core->nfaddr++;
m_core->astat_old_old_old = m_core->astat_old_old;
m_core->astat_old_old = m_core->astat_old;
m_core->astat_old = m_core->astat;
debugger_instruction_hook(this, m_core->pc);
m_core->opcode = ROPCODE(m_core->pc);
// handle looping
if (m_core->pc == m_core->laddr.addr)
{
switch (m_core->laddr.loop_type)
{
case 0: // arithmetic condition-based
{
int condition = m_core->laddr.code;
{
UINT32 looptop = TOP_PC();
if (m_core->pc - looptop > 2)
{
m_core->astat = m_core->astat_old_old_old;
}
}
if (DO_CONDITION_CODE(condition))
{
POP_LOOP();
POP_PC();
}
else
{
CHANGE_PC(TOP_PC());
}
m_core->astat = m_core->astat_old;
break;
}
case 1: // counter-based, length 1
{
//fatalerror("SHARC: counter-based loop, length 1 at %08X\n", m_pc);
//break;
}
case 2: // counter-based, length 2
{
//fatalerror("SHARC: counter-based loop, length 2 at %08X\n", m_pc);
//break;
}
case 3: // counter-based, length >2
{
--m_core->lcstack[m_core->lstkp];
--m_core->curlcntr;
if (m_core->curlcntr == 0)
{
POP_LOOP();
POP_PC();
}
else
{
CHANGE_PC(TOP_PC());
}
}
}
}
(this->*m_sharc_op[(m_core->opcode >> 39) & 0x1ff])();
// System register latency effect
if (m_core->systemreg_latency_cycles > 0)
{
--m_core->systemreg_latency_cycles;
if (m_core->systemreg_latency_cycles <= 0)
{
systemreg_write_latency_effect();
}
}
--m_core->icount;
};
}
}
bool adsp21062_device::memory_read(address_spacenum spacenum, offs_t offset, int size, UINT64 &value)
{
if (spacenum == AS_PROGRAM)
{
int address = offset >> 3;
if (address >= 0x20000 && address < 0x30000)
{
switch (size)
{
case 1:
{
int frac = offset & 7;
value = (pm_read48(offset >> 3) >> ((frac^7) * 8)) & 0xff;
break;
}
case 8:
{
value = pm_read48(offset >> 3);
break;
}
}
}
else
{
value = 0;
}
}
else if (spacenum == AS_DATA)
{
int address = offset >> 2;
if (address >= 0x20000)
{
switch (size)
{
case 1:
{
int frac = offset & 3;
value = (dm_read32(offset >> 2) >> ((frac^3) * 8)) & 0xff;
break;
}
case 2:
{
int frac = (offset >> 1) & 1;
value = (dm_read32(offset >> 2) >> ((frac^1) * 16)) & 0xffff;
break;
}
case 4:
{
value = dm_read32(offset >> 2);
break;
}
}
}
else
{
value = 0;
}
}
return true;
}
bool adsp21062_device::memory_readop(offs_t offset, int size, UINT64 &value)
{
UINT64 mask = (size < 8) ? (((UINT64)1 << (8 * size)) - 1) : ~(UINT64)0;
int shift = 8 * (offset & 7);
offset >>= 3;
if (offset >= 0x20000 && offset < 0x28000)
{
UINT64 op = ((UINT64)(m_internal_ram_block0[((offset-0x20000) * 3) + 0]) << 32) |
((UINT64)(m_internal_ram_block0[((offset-0x20000) * 3) + 1]) << 16) |
((UINT64)(m_internal_ram_block0[((offset-0x20000) * 3) + 2]) << 0);
value = (op >> shift) & mask;
return true;
}
else if (offset >= 0x28000 && offset < 0x30000)
{
UINT64 op = ((UINT64)(m_internal_ram_block1[((offset-0x28000) * 3) + 0]) << 32) |
((UINT64)(m_internal_ram_block1[((offset-0x28000) * 3) + 1]) << 16) |
((UINT64)(m_internal_ram_block1[((offset-0x28000) * 3) + 2]) << 0);
value = (op >> shift) & mask;
return true;
}
return false;
}