1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
|
// license:BSD-3-Clause
// copyright-holders:Nicola Salmoria
/***************************************************************************
The following Namco custom chips are all instances of the same 4-bit MCU,
the Fujitsu MB8843 (42-pin DIP package) and MB8842/MB8844 (28-pin DIP),
differently programmed.
chip MCU pins function
---- ------ ---- --------
56XX 42 I/O (coin management built-in)
58XX 42 I/O (coin management built-in)
62XX 28 I/O and explosion (noise) generator
16XX interface:
---------------
Super Pac Man 56XX 56XX ---- ----
Pac & Pal 56XX 59XX ---- ----
Mappy 58XX 58XX ---- ----
Phozon 58XX 56XX ---- ----
The Tower of Druaga 58XX 56XX ---- ----
Grobda 58XX 56XX ---- ----
Dig Dug II 58XX 56XX ---- ----
Motos 56XX 56XX ---- ----
Gaplus 56XX 58XX 62XX ----
Gaplus (alt.) 58XX 56XX 62XX ----
Libble Rabble 58XX 56XX 56XX ----
Toy Pop 58XX 56XX 56XX ----
Pinouts:
MB8843 MB8842/MB8844
+------+ +------+
EXTAL|1 42|Vcc EXTAL|1 28|Vcc
XTAL|2 41|K3 XTAL|2 27|K3
/RESET|3 40|K2 /RESET|3 26|K2
/IRQ|4 39|K1 O0|4 25|K1
SO|5 38|K0 O1|5 24|K0
SI|6 37|R15 O2|6 23|R10 /IRQ
/SC /TO|7 36|R14 O3|7 22|R9 /TC
/TC|8 35|R13 O4|8 21|R8
P0|9 34|R12 O5|9 20|R7
P1|10 33|R11 O6|10 19|R6
P2|11 32|R10 O7|11 18|R5
P3|12 31|R9 R0|12 17|R4
O0|13 30|R8 R1|13 16|R3
O1|14 29|R7 GND|14 15|R2
O2|15 28|R6 +------+
O3|16 27|R5
O4|17 26|R4
O5|18 25|R3
O6|19 24|R2
O7|20 23|R1
GND|21 22|R0
+------+
O O R R R K
62XX O O IO O I
P O O R R R R K
56XX O O O I I I IO I
58XX O O O I I I IO I
59XX O O O I I I IO I
Namco custom I/O chips 56XX, 58XX, 59XX
These chips work together with a 16XX, that interfaces them with the buffer
RAM. Each chip uses 16 nibbles of memory; the 16XX supports up to 4 chips,
but most games use only 2.
The 56XX, 58XX and 59XX are pin-to-pin compatible, but not functionally equivalent:
they provide the same functions, but the command codes and memory addresses
are different, so they cannot be exchanged.
The devices have 42 pins. There are 16 input lines and 8 output lines to be
used for I/O.
pin description
--- -----------
1 clock (Mappy, Super Pac-Man)
2 clock (Gaplus; equivalent to the above?)
3 reset
4 irq
5-6 (to/from 16XX) (this is probably a normal I/O port used to synchronize with the 16XX)
7-8 ?
9-12 address to r/w from RAM; 12 also goes to the 16XX and acts as r/w line, so
the chip can only read from addresses 0-7 and only write to addresses 8-F
(this is probably a normal I/O port used for that purpose)
13-16 out port A
17-20 out port B
21 GND
22-25 in port B
26-29 in port C
30-33 in port D
34-37 (to 16XX) probably data to r/w from RAM
(this is probably a normal I/O port used for that purpose)
38-41 in port A
42 Vcc
TODO:
- It's likely that the 56XX and 58XX chips, when in "coin mode", also internally
handle outputs for start lamps, coin counters and coin lockout, like the 51XX.
Such lines are NOT present in the Mappy and Super Pacman schematics, so they
were probably not used for those games, but they might have been used in
others (most likely Gaplus).
***************************************************************************/
#include "emu.h"
#include "machine/namcoio.h"
#define VERBOSE 0
#include "logmacro.h"
DEFINE_DEVICE_TYPE(NAMCO_56XX, namco56xx_device, "namco56", "Namco 56xx I/O")
DEFINE_DEVICE_TYPE(NAMCO_58XX, namco58xx_device, "namco58", "Namco 58xx I/O")
DEFINE_DEVICE_TYPE(NAMCO_59XX, namco59xx_device, "namco59", "Namco 59xx I/O")
namcoio_device::namcoio_device(const machine_config &mconfig, device_type type, const char *tag, device_t *owner, uint32_t clock, int device_type)
: device_t(mconfig, type, tag, owner, clock)
, m_in_cb(*this)
, m_out_cb(*this)
//, m_device_type(device_type)
{
}
namco56xx_device::namco56xx_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock)
: namcoio_device(mconfig, NAMCO_56XX, tag, owner, clock, TYPE_NAMCO56XX)
{
}
namco58xx_device::namco58xx_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock)
: namcoio_device(mconfig, NAMCO_58XX, tag, owner, clock, TYPE_NAMCO58XX)
{
}
namco59xx_device::namco59xx_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock)
: namcoio_device(mconfig, NAMCO_59XX, tag, owner, clock, TYPE_NAMCO59XX)
{
}
//-------------------------------------------------
// device_start - device-specific startup
//-------------------------------------------------
void namcoio_device::device_start()
{
m_in_cb.resolve_all_safe(0);
m_out_cb.resolve_all_safe();
save_item(NAME(m_ram));
save_item(NAME(m_reset));
save_item(NAME(m_lastcoins));
save_item(NAME(m_lastbuttons));
save_item(NAME(m_credits));
save_item(NAME(m_coins));
save_item(NAME(m_coins_per_cred));
save_item(NAME(m_creds_per_coin));
save_item(NAME(m_in_count));
}
//-------------------------------------------------
// device_reset - device-specific reset
//-------------------------------------------------
void namcoio_device::device_reset()
{
for (auto & elem : m_ram)
elem = 0;
if (m_reset != ASSERT_LINE)
{
set_reset_line(ASSERT_LINE);
set_reset_line(CLEAR_LINE);
}
}
/*****************************************************************************
DEVICE HANDLERS
*****************************************************************************/
#define IORAM_READ(offset) (m_ram[offset] & 0x0f)
#define IORAM_WRITE(offset,data) {m_ram[offset] = (data) & 0x0f;}
void namcoio_device::handle_coins( int swap )
{
int val, toggled;
int credit_add = 0;
int credit_sub = 0;
int button;
//popmessage("%x %x %x %x %x %x %x %x",IORAM_READ(8),IORAM_READ(9),IORAM_READ(10),IORAM_READ(11),IORAM_READ(12),IORAM_READ(13),IORAM_READ(14),IORAM_READ(15));
val = ~m_in_cb[0](0 & 0x0f); // pins 38-41
toggled = val ^ m_lastcoins;
m_lastcoins = val;
/* check coin insertion */
if (val & toggled & 0x01)
{
m_coins[0]++;
if (m_coins[0] >= (m_coins_per_cred[0] & 7))
{
credit_add = m_creds_per_coin[0] - (m_coins_per_cred[0] >> 3);
m_coins[0] -= m_coins_per_cred[0] & 7;
}
else if (m_coins_per_cred[0] & 8)
credit_add = 1;
}
if (val & toggled & 0x02)
{
m_coins[1]++;
if (m_coins[1] >= (m_coins_per_cred[1] & 7))
{
credit_add = m_creds_per_coin[1] - (m_coins_per_cred[1] >> 3);
m_coins[1] -= m_coins_per_cred[1] & 7;
}
else if (m_coins_per_cred[1] & 8)
credit_add = 1;
}
if (val & toggled & 0x08)
{
credit_add = 1;
}
val = ~m_in_cb[3](0 & 0x0f); // pins 30-33
toggled = val ^ m_lastbuttons;
m_lastbuttons = val;
/* check start buttons, only if the game allows */
if (IORAM_READ(9) == 0)
// the other argument is IORAM_READ(10) = 1, meaning unknown
{
if (val & toggled & 0x04)
{
if (m_credits >= 1) credit_sub = 1;
}
else if (val & toggled & 0x08)
{
if (m_credits >= 2) credit_sub = 2;
}
}
m_credits += credit_add - credit_sub;
IORAM_WRITE(0 ^ swap, m_credits / 10); // BCD credits
IORAM_WRITE(1 ^ swap, m_credits % 10); // BCD credits
// these two are cleared by the host CPU in handshake fashion
// tower of druaga cares and won't give coin sound on 0->1 credit counter transition otherwise.
if (credit_add)
IORAM_WRITE(2 ^ swap, credit_add); // credit increment (coin inputs)
if (credit_sub)
IORAM_WRITE(3 ^ swap, credit_sub); // credit decrement (start buttons)
IORAM_WRITE(4, ~m_in_cb[1](0 & 0x0f)); // pins 22-25
button = ((val & 0x05) << 1) | (val & toggled & 0x05);
IORAM_WRITE(5, button); // pins 30 & 32 normal and impulse
IORAM_WRITE(6, ~m_in_cb[2](0 & 0x0f)); // pins 26-29
button = (val & 0x0a) | ((val & toggled & 0x0a) >> 1);
IORAM_WRITE(7, button); // pins 31 & 33 normal and impulse
}
void namco56xx_device::customio_run()
{
LOG("execute 56XX mode %d\n", IORAM_READ(8));
switch (IORAM_READ(8))
{
case 0: // nop?
break;
case 1: // read switch inputs
IORAM_WRITE(0, ~m_in_cb[0](0 & 0x0f)); // pins 38-41
IORAM_WRITE(1, ~m_in_cb[1](0 & 0x0f)); // pins 22-25
IORAM_WRITE(2, ~m_in_cb[2](0 & 0x0f)); // pins 26-29
IORAM_WRITE(3, ~m_in_cb[3](0 & 0x0f)); // pins 30-33
//popmessage("%x %x %x %x %x %x %x %x",IORAM_READ(8),IORAM_READ(9),IORAM_READ(10),IORAM_READ(11),IORAM_READ(12),IORAM_READ(13),IORAM_READ(14),IORAM_READ(15));
m_out_cb[0]((offs_t)0, IORAM_READ(9)); // output to pins 13-16 (motos, pacnpal, gaplus)
m_out_cb[1]((offs_t)0, IORAM_READ(10)); // output to pins 17-20 (gaplus)
break;
case 2: // initialize coinage settings
m_coins_per_cred[0] = IORAM_READ(9);
m_creds_per_coin[0] = IORAM_READ(10);
m_coins_per_cred[1] = IORAM_READ(11);
m_creds_per_coin[1] = IORAM_READ(12);
// IORAM_READ(13) = 1; meaning unknown - possibly a 3rd coin input? (there's a IPT_UNUSED bit in port A)
// IORAM_READ(14) = 1; meaning unknown - possibly a 3rd coin input? (there's a IPT_UNUSED bit in port A)
// IORAM_READ(15) = 0; meaning unknown
break;
case 4: // druaga, digdug chip #1: read dip switches and inputs
// superpac chip #0: process coin and start inputs, read switch inputs
handle_coins(0);
break;
case 7: // bootup check (liblrabl only)
{
// liblrabl chip #1: 9-15 = f 1 2 3 4 0 0, expects 2 = e
// liblrabl chip #2: 9-15 = 0 1 4 5 5 0 0, expects 7 = 6
IORAM_WRITE(2, 0xe);
IORAM_WRITE(7, 0x6);
}
break;
case 8: // bootup check
{
int i, sum;
// superpac: 9-15 = f f f f f f f, expects 0-1 = 6 9. 0x69 = f+f+f+f+f+f+f.
// motos: 9-15 = f f f f f f f, expects 0-1 = 6 9. 0x69 = f+f+f+f+f+f+f.
// phozon: 9-15 = 1 2 3 4 5 6 7, expects 0-1 = 1 c. 0x1c = 1+2+3+4+5+6+7
sum = 0;
for (i = 9; i < 16; i++)
sum += IORAM_READ(i);
IORAM_WRITE(0, sum >> 4);
IORAM_WRITE(1, sum & 0xf);
}
break;
case 9: // read dip switches and inputs
m_out_cb[0]((offs_t)0, 0 & 0x0f); // set pin 13 = 0
IORAM_WRITE(0, ~m_in_cb[0](0 & 0x0f)); // pins 38-41, pin 13 = 0
IORAM_WRITE(2, ~m_in_cb[1](0 & 0x0f)); // pins 22-25, pin 13 = 0
IORAM_WRITE(4, ~m_in_cb[2](0 & 0x0f)); // pins 26-29, pin 13 = 0
IORAM_WRITE(6, ~m_in_cb[3](0 & 0x0f)); // pins 30-33, pin 13 = 0
m_out_cb[0]((offs_t)0, 1 & 0x0f); // set pin 13 = 1
IORAM_WRITE(1, ~m_in_cb[0](0 & 0x0f)); // pins 38-41, pin 13 = 1
IORAM_WRITE(3, ~m_in_cb[1](0 & 0x0f)); // pins 22-25, pin 13 = 1
IORAM_WRITE(5, ~m_in_cb[2](0 & 0x0f)); // pins 26-29, pin 13 = 1
IORAM_WRITE(7, ~m_in_cb[3](0 & 0x0f)); // pins 30-33, pin 13 = 1
break;
default:
logerror("Namco I/O unknown I/O mode %d\n", IORAM_READ(8));
}
}
void namco59xx_device::customio_run()
{
LOG("execute 59XX mode %d\n", IORAM_READ(8));
switch (IORAM_READ(8))
{
case 0: // nop?
break;
case 3: // pacnpal chip #1: read dip switches and inputs
IORAM_WRITE(4, ~m_in_cb[0](0 & 0x0f)); // pins 38-41, pin 13 = 0 ?
IORAM_WRITE(5, ~m_in_cb[2](0 & 0x0f)); // pins 26-29 ?
IORAM_WRITE(6, ~m_in_cb[1](0 & 0x0f)); // pins 22-25 ?
IORAM_WRITE(7, ~m_in_cb[3](0 & 0x0f)); // pins 30-33
break;
default:
logerror("Namco I/O: unknown I/O mode %d\n", IORAM_READ(8));
}
}
void namco58xx_device::customio_run()
{
LOG("execute 58XX mode %d\n", IORAM_READ(8));
switch (IORAM_READ(8))
{
case 0: // nop?
break;
case 1: // read switch inputs
IORAM_WRITE(4, ~m_in_cb[0](0 & 0x0f)); // pins 38-41
IORAM_WRITE(5, ~m_in_cb[1](0 & 0x0f)); // pins 22-25
IORAM_WRITE(6, ~m_in_cb[2](0 & 0x0f)); // pins 26-29
IORAM_WRITE(7, ~m_in_cb[3](0 & 0x0f)); // pins 30-33
//popmessage("%x %x %x %x %x %x %x %x",IORAM_READ(8),IORAM_READ(9),IORAM_READ(10),IORAM_READ(11),IORAM_READ(12),IORAM_READ(13),IORAM_READ(14),IORAM_READ(15));
m_out_cb[0]((offs_t)0, IORAM_READ(9)); // output to pins 13-16 (toypop)
m_out_cb[1]((offs_t)0, IORAM_READ(10)); // output to pins 17-20 (toypop)
break;
case 2: // initialize coinage settings
m_coins_per_cred[0] = IORAM_READ(9);
m_creds_per_coin[0] = IORAM_READ(10);
m_coins_per_cred[1] = IORAM_READ(11);
m_creds_per_coin[1] = IORAM_READ(12);
// IORAM_READ(13) = 1; meaning unknown - possibly a 3rd coin input? (there's a IPT_UNUSED bit in port A)
// IORAM_READ(14) = 0; meaning unknown - possibly a 3rd coin input? (there's a IPT_UNUSED bit in port A)
// IORAM_READ(15) = 0; meaning unknown
break;
case 3: // process coin and start inputs, read switch inputs
handle_coins(2);
break;
case 4: // read dip switches and inputs
m_out_cb[0]((offs_t)0, 0 & 0x0f); // set pin 13 = 0
IORAM_WRITE(0, ~m_in_cb[0](0 & 0x0f)); // pins 38-41, pin 13 = 0
IORAM_WRITE(2, ~m_in_cb[1](0 & 0x0f)); // pins 22-25, pin 13 = 0
IORAM_WRITE(4, ~m_in_cb[2](0 & 0x0f)); // pins 26-29, pin 13 = 0
IORAM_WRITE(6, ~m_in_cb[3](0 & 0x0f)); // pins 30-33, pin 13 = 0
m_out_cb[0]((offs_t)0, 1 & 0x0f); // set pin 13 = 1
IORAM_WRITE(1, ~m_in_cb[0](0 & 0x0f)); // pins 38-41, pin 13 = 1
IORAM_WRITE(3, ~m_in_cb[1](0 & 0x0f)); // pins 22-25, pin 13 = 1
IORAM_WRITE(5, ~m_in_cb[2](0 & 0x0f)); // pins 26-29, pin 13 = 1
IORAM_WRITE(7, ~m_in_cb[3](0 & 0x0f)); // pins 30-33, pin 13 = 1
break;
case 5: // bootup check
/* mode 5 values are checked against these numbers during power up
mappy: 9-15 = 3 6 5 f a c e, expects 1-7 = 8 4 6 e d 9 d
grobda: 9-15 = 2 3 4 5 6 7 8, expects 2 = f and 6 = c
phozon: 9-15 = 0 1 2 3 4 5 6, expects 0-7 = 0 2 3 4 5 6 c a
gaplus: 9-15 = f f f f f f f, expects 0-1 = f f
This has been determined to be the result of repeated XORs,
controlled by a 7-bit LFSR. The following algorithm should be
equivalent to the original one (though probably less efficient).
The first nibble of the result however is uncertain. It is usually
0, but in some cases it toggles between 0 and F. We use a kludge
to give Gaplus the F it expects.
*/
{
int i, n, rng, seed;
#define NEXT(n) ((((n) & 1) ? (n) ^ 0x90 : (n)) >> 1)
/* initialize the LFSR depending on the first two arguments */
n = (IORAM_READ(9) * 16 + IORAM_READ(10)) & 0x7f;
seed = 0x22;
for (i = 0; i < n; i++)
seed = NEXT(seed);
/* calculate the answer */
for (i = 1; i < 8; i++)
{
n = 0;
rng = seed;
if (rng & 1) { n ^= ~IORAM_READ(11); }
rng = NEXT(rng);
seed = rng; // save state for next loop
if (rng & 1) { n ^= ~IORAM_READ(10); }
rng = NEXT(rng);
if (rng & 1) { n ^= ~IORAM_READ(9); }
rng = NEXT(rng);
if (rng & 1) { n ^= ~IORAM_READ(15); }
rng = NEXT(rng);
if (rng & 1) { n ^= ~IORAM_READ(14); }
rng = NEXT(rng);
if (rng & 1) { n ^= ~IORAM_READ(13); }
rng = NEXT(rng);
if (rng & 1) { n ^= ~IORAM_READ(12); }
IORAM_WRITE(i, ~n);
}
IORAM_WRITE(0, 0x0);
/* kludge for gaplus */
if (IORAM_READ(9) == 0xf) IORAM_WRITE(0, 0xf);
}
break;
default:
logerror("Namco I/O: unknown I/O mode %d\n", IORAM_READ(8));
}
}
uint8_t namcoio_device::read(offs_t offset)
{
// RAM is 4-bit wide; Pac & Pal requires the | 0xf0 otherwise Easter egg doesn't work
offset &= 0x3f;
// LOG("%s: I/O read: mode %d, offset %d = %02x\n", machine().describe_context(), offset / 16, namcoio_ram[(offset & 0x30) + 8], offset & 0x0f, namcoio_ram[offset]&0x0f);
return 0xf0 | m_ram[offset];
}
void namcoio_device::write(offs_t offset, uint8_t data)
{
offset &= 0x3f;
data &= 0x0f; // RAM is 4-bit wide
// LOG("%s: I/O write %d: offset %d = %02x\n", machine().describe_context(), offset / 16, offset & 0x0f, data);
m_ram[offset] = data;
}
WRITE_LINE_MEMBER( namcoio_device::set_reset_line )
{
m_reset = (state == ASSERT_LINE) ? 1 : 0;
if (state != CLEAR_LINE)
{
/* reset internal registers */
m_credits = 0;
m_coins[0] = 0;
m_coins_per_cred[0] = 1;
m_creds_per_coin[0] = 1;
m_coins[1] = 0;
m_coins_per_cred[1] = 1;
m_creds_per_coin[1] = 1;
m_in_count = 0;
}
}
READ_LINE_MEMBER( namcoio_device::read_reset_line )
{
return m_reset;
}
ROM_START(namco_56xx)
ROM_REGION(0x400, "mcu", 0)
ROM_LOAD("56xx.bin", 0x0000, 0x0400, NO_DUMP)
ROM_END
ROM_START(namco_58xx)
ROM_REGION(0x400, "mcu", 0)
ROM_LOAD("58xx.bin", 0x0000, 0x0400, NO_DUMP)
ROM_END
ROM_START(namco_59xx)
ROM_REGION(0x400, "mcu", 0)
ROM_LOAD("59xx.bin", 0x0000, 0x0400, NO_DUMP)
ROM_END
const tiny_rom_entry *namco56xx_device::device_rom_region() const
{
return ROM_NAME(namco_56xx);
}
const tiny_rom_entry *namco58xx_device::device_rom_region() const
{
return ROM_NAME(namco_58xx);
}
const tiny_rom_entry *namco59xx_device::device_rom_region() const
{
return ROM_NAME(namco_59xx);
}
|