summaryrefslogtreecommitdiffstats
path: root/src/mame/drivers/champbas.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'src/mame/drivers/champbas.cpp')
-rw-r--r--src/mame/drivers/champbas.cpp13
1 files changed, 12 insertions, 1 deletions
diff --git a/src/mame/drivers/champbas.cpp b/src/mame/drivers/champbas.cpp
index 082ef6625f1..76d74bf4829 100644
--- a/src/mame/drivers/champbas.cpp
+++ b/src/mame/drivers/champbas.cpp
@@ -226,6 +226,8 @@ void champbas_state::champbb2j_map(address_map &map)
void champbas_state::tbasebal_map(address_map &map)
{
champbas_map(map);
+ map(0x6000, 0x63ff).ram();
+ map(0x6800, 0x6fff).rom();
map(0x7800, 0x7fff).rom();
}
@@ -650,7 +652,16 @@ void champbas_state::tbasebal(machine_config &config)
/* basic machine hardware */
m_maincpu->set_addrmap(AS_PROGRAM, &champbas_state::tbasebal_map);
- M68705P3(config, "mcu", XTAL(18'432'000)/6); // ?Mhz
+ m_mainlatch->q_out_cb<6>().set([this](int state){ logerror("%s latch bit 6 w: %02x\n", machine().describe_context(), state); }); // to M68705? the code here seems the same as champbb2
+ m_mainlatch->q_out_cb<7>().set([this](int state){ logerror("%s latch bit 7 w: %02x\n", machine().describe_context(), state); }); // "
+
+ m68705p_device &mcu(M68705P3(config, "mcu", XTAL(18'432'000) / 6)); // ?Mhz
+ mcu.porta_r().set_log("MCU port A r");
+ mcu.porta_w().set([this](uint8_t data){ logerror("%s MCU port A w: %02x\n", machine().describe_context(), data); });
+ mcu.portb_r().set_log("MCU port B r");
+ mcu.portb_w().set([this](uint8_t data){ logerror("%s MCU port B w: %02x\n", machine().describe_context(), data); });
+ mcu.portc_r().set_log("MCU port C r");
+ mcu.portc_w().set([this](uint8_t data){ logerror("%s MCU port C w: %02x\n", machine().describe_context(), data); });
}