summaryrefslogtreecommitdiffstatshomepage
path: root/src/mame/audio/hng64.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'src/mame/audio/hng64.cpp')
-rw-r--r--src/mame/audio/hng64.cpp26
1 files changed, 13 insertions, 13 deletions
diff --git a/src/mame/audio/hng64.cpp b/src/mame/audio/hng64.cpp
index aa10cff4bfd..6cc74d5a9b4 100644
--- a/src/mame/audio/hng64.cpp
+++ b/src/mame/audio/hng64.cpp
@@ -54,17 +54,17 @@ so levels 0,1,2,5 are unmasked, vectors get set during the sound CPU init code.
// if you actually map RAM here on the MIPS side then xrally will upload the actual sound program here and blank out the area where
// the program would usually be uploaded (and where all other games upload it) this seems to suggest that the area is unmapped on
// real hardware.
-WRITE32_MEMBER(hng64_state::hng64_soundram2_w)
+void hng64_state::hng64_soundram2_w(uint32_t data)
{
}
-READ32_MEMBER(hng64_state::hng64_soundram2_r)
+uint32_t hng64_state::hng64_soundram2_r()
{
return 0x0000;
}
-WRITE32_MEMBER(hng64_state::hng64_soundram_w)
+void hng64_state::hng64_soundram_w(offs_t offset, uint32_t data, uint32_t mem_mask)
{
//logerror("hng64_soundram_w %08x: %08x %08x\n", offset, data, mem_mask);
@@ -103,7 +103,7 @@ WRITE32_MEMBER(hng64_state::hng64_soundram_w)
}
-READ32_MEMBER(hng64_state::hng64_soundram_r)
+uint32_t hng64_state::hng64_soundram_r(offs_t offset)
{
uint16_t datalo = m_soundram[offset * 2 + 0];
uint16_t datahi = m_soundram[offset * 2 + 1];
@@ -111,7 +111,7 @@ READ32_MEMBER(hng64_state::hng64_soundram_r)
return swapendian_int16(datahi) | (swapendian_int16(datalo) << 16);
}
-WRITE32_MEMBER( hng64_state::hng64_soundcpu_enable_w )
+void hng64_state::hng64_soundcpu_enable_w(offs_t offset, uint32_t data, uint32_t mem_mask)
{
if (ACCESSING_BITS_16_31)
{
@@ -195,7 +195,7 @@ void hng64_state::hng_sound_map(address_map &map)
map(0xf0000, 0xfffff).bankrw("bankf");
}
-WRITE16_MEMBER(hng64_state::hng64_sound_port_0008_w)
+void hng64_state::hng64_sound_port_0008_w(offs_t offset, uint16_t data, uint16_t mem_mask)
{
// logerror("hng64_sound_port_0008_w %04x %04x\n", data, mem_mask);
// seems to one or more of the DMARQ on the V53, writes here when it expects DMA channel 3 to transfer ~0x20 bytes just after startup
@@ -208,7 +208,7 @@ WRITE16_MEMBER(hng64_state::hng64_sound_port_0008_w)
}
-READ16_MEMBER(hng64_state::hng64_sound_port_0008_r)
+uint16_t hng64_state::hng64_sound_port_0008_r(offs_t offset, uint16_t mem_mask)
{
// read in irq5
//logerror("%s: hng64_sound_port_0008_r mask (%04x)\n", machine().describe_context(), mem_mask);
@@ -218,7 +218,7 @@ READ16_MEMBER(hng64_state::hng64_sound_port_0008_r)
// but why not just use the V33/V53 XA mode??
-WRITE16_MEMBER(hng64_state::hng64_sound_bank_w)
+void hng64_state::hng64_sound_bank_w(offs_t offset, uint16_t data)
{
logerror("%s hng64_sound_bank_w? %02x %04x\n", machine().describe_context(), offset, data);
// buriki writes 0x3f to 0x200 before jumping to the low addresses..
@@ -250,24 +250,24 @@ WRITE16_MEMBER(hng64_state::hng64_sound_bank_w)
}
-WRITE16_MEMBER(hng64_state::hng64_sound_port_000a_w)
+void hng64_state::hng64_sound_port_000a_w(offs_t offset, uint16_t data, uint16_t mem_mask)
{
logerror("%s: hng64_port hng64_sound_port_000a_w %04x mask (%04x)\n", machine().describe_context(), data, mem_mask);
}
-WRITE16_MEMBER(hng64_state::hng64_sound_port_000c_w)
+void hng64_state::hng64_sound_port_000c_w(offs_t offset, uint16_t data, uint16_t mem_mask)
{
logerror("%s: hng64_port hng64_sound_port_000c_w %04x mask (%04x)\n", machine().describe_context(), data, mem_mask);
}
-WRITE16_MEMBER(hng64_state::hng64_sound_port_0080_w)
+void hng64_state::hng64_sound_port_0080_w(uint16_t data)
{
logerror("%s: hng64_port 0x0080 %04x\n", machine().describe_context(), data);
}
-WRITE16_MEMBER(hng64_state::sound_comms_w)
+void hng64_state::sound_comms_w(offs_t offset, uint16_t data, uint16_t mem_mask)
{
switch(offset*2)
{
@@ -288,7 +288,7 @@ WRITE16_MEMBER(hng64_state::sound_comms_w)
//printf("SOUND W %02x %04x\n",offset*2,data);
}
-READ16_MEMBER(hng64_state::sound_comms_r)
+uint16_t hng64_state::sound_comms_r(offs_t offset)
{
switch(offset*2)
{