summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/machine/28fxxx.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/devices/machine/28fxxx.h')
-rw-r--r--src/devices/machine/28fxxx.h84
1 files changed, 84 insertions, 0 deletions
diff --git a/src/devices/machine/28fxxx.h b/src/devices/machine/28fxxx.h
new file mode 100644
index 00000000000..313cda82873
--- /dev/null
+++ b/src/devices/machine/28fxxx.h
@@ -0,0 +1,84 @@
+// license:BSD-3-Clause
+// copyright-holders:Patrick Mackinlay
+
+#ifndef MAME_MACHINE_28FXXX_H
+#define MAME_MACHINE_28FXXX_H
+
+#pragma once
+
+class base_28fxxx_device : public device_t, public device_nvram_interface
+{
+public:
+ enum commands
+ {
+ READ_MEMORY = 0x00,
+ ERASE = 0x20,
+ PROGRAM = 0x40,
+ READ_IDENTIFIER_ALT = 0x80, // defined in AMD datasheet, but not Intel
+ READ_IDENTIFIER = 0x90,
+ ERASE_VERIFY = 0xa0,
+ PROGRAM_VERIFY = 0xc0,
+ RESET = 0xff
+ };
+
+ DECLARE_WRITE_LINE_MEMBER(vpp) { m_program_power = state; }
+ DECLARE_READ8_MEMBER(read);
+ DECLARE_WRITE8_MEMBER(write);
+
+protected:
+ base_28fxxx_device(const machine_config &mconfig, device_type type, const char *tag, device_t *owner, u32 clock, u32 size, u8 manufacturer_code, u8 device_code);
+
+ virtual void device_start() override;
+
+ virtual void nvram_default() override;
+ virtual void nvram_read(emu_file &file) override;
+ virtual void nvram_write(emu_file &file) override;
+
+ optional_memory_region m_region;
+
+private:
+ void erase();
+
+ // device specific parameters
+ const u32 m_size;
+ const u8 m_manufacturer_code;
+ const u8 m_device_code;
+
+ // accessible device state
+ int m_program_power;
+ std::unique_ptr<u8[]> m_data;
+
+ // internal state
+ enum state : u8
+ {
+ STATE_READ_MEMORY,
+ STATE_READ_IDENTIFIER,
+ STATE_ERASE_SETUP,
+ STATE_ERASE,
+ STATE_ERASE_RESET,
+ STATE_ERASE_VERIFY,
+ STATE_PROGRAM_SETUP,
+ STATE_PROGRAM,
+ STATE_PROGRAM_VERIFY
+ };
+ state m_state;
+
+ u32 m_address_latch;
+};
+
+class intel_28f010_device : public base_28fxxx_device
+{
+public:
+ intel_28f010_device(const machine_config &mconfig, const char *tag, device_t *owner, u32 clock);
+};
+
+class amd_28f010_device : public base_28fxxx_device
+{
+public:
+ amd_28f010_device(const machine_config &mconfig, const char *tag, device_t *owner, u32 clock);
+};
+
+DECLARE_DEVICE_TYPE(INTEL_28F010, intel_28f010_device)
+DECLARE_DEVICE_TYPE(AMD_28F010, amd_28f010_device)
+
+#endif // MAME_MACHINE_28FXXX_H