summaryrefslogtreecommitdiffstatshomepage
path: root/src/devices/cpu/m68000/m68k_in.lst
diff options
context:
space:
mode:
Diffstat (limited to 'src/devices/cpu/m68000/m68k_in.lst')
-rw-r--r--src/devices/cpu/m68000/m68k_in.lst6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/devices/cpu/m68000/m68k_in.lst b/src/devices/cpu/m68000/m68k_in.lst
index 61a28bf7b8a..f7d292e0962 100644
--- a/src/devices/cpu/m68000/m68k_in.lst
+++ b/src/devices/cpu/m68000/m68k_in.lst
@@ -37,7 +37,7 @@
# 4: 68040
# f: fcpu
# c: coldfire
-#
+#
# A suffix of 'p' indicates the instruction is priviledged for these
# particular CPU variants.
#
@@ -8061,8 +8061,8 @@ e5c0 ffc0 roxl w A+-DXWL 071:8 234fc:5
f400 ff20 cinv l . 4:16
u16 ir = m_ir;
u8 cache = (ir >> 6) & 3;
- // u8 scope = (ir >> 3) & 3;
- // logerror("68040 %s: pc=%08x ir=%04x cache=%d scope=%d register=%d\n", ir & 0x0020 ? "cpush" : "cinv", m_ppc, ir, cache, scope, ir & 7);
+ // u8 scope = (ir >> 3) & 3;
+ // logerror("68040 %s: pc=%08x ir=%04x cache=%d scope=%d register=%d\n", ir & 0x0020 ? "cpush" : "cinv", m_ppc, ir, cache, scope, ir & 7);
switch (cache) {
case 2:
case 3: