summaryrefslogtreecommitdiffstatshomepage
diff options
context:
space:
mode:
author Cowering <cowering@users.noreply.github.com>2015-10-09 10:25:44 -0500
committer Cowering <cowering@users.noreply.github.com>2015-10-09 14:15:38 -0500
commitf5d247d7b8cde5ab405ddaa103e45e34a0c2ac1b (patch)
treee3d4371be0d3b8474a2088c3b85de10606f2722a
parent93d9d28df9c2c2fb709bbd4dc7b622473ef482dc (diff)
some pedantic fixes (nw)
-rw-r--r--src/devices/machine/68230pit.c14
-rw-r--r--src/devices/machine/z80sio.h4
2 files changed, 9 insertions, 9 deletions
diff --git a/src/devices/machine/68230pit.c b/src/devices/machine/68230pit.c
index 077703d2ee8..0ec3300e992 100644
--- a/src/devices/machine/68230pit.c
+++ b/src/devices/machine/68230pit.c
@@ -109,9 +109,9 @@ void pit68230_device::execute_run ()
} while (m_icount > 0);
}
-LOG (static INT32 ow_cnt = 0);
-LOG (static INT32 ow_data = 0);
-LOG (static INT32 ow_ofs = 0);
+LOG (static INT32 ow_cnt = 0)
+LOG (static INT32 ow_data = 0)
+LOG (static INT32 ow_ofs = 0)
WRITE8_MEMBER (pit68230_device::write){
switch (offset) {
@@ -171,7 +171,7 @@ WRITE8_MEMBER (pit68230_device::write){
break;
default:
- LOG (logerror ("unhandled register %02x", offset));
+ LOG (logerror ("unhandled register %02x", offset))
}
LOG (if (offset != ow_ofs || data != ow_data || ow_cnt >= 1000) {
@@ -185,9 +185,9 @@ WRITE8_MEMBER (pit68230_device::write){
ow_cnt++; )
}
-LOG (static INT32 or_cnt = 0);
-LOG (static INT32 or_data = 0);
-LOG (static INT32 or_ofs = 0);
+LOG (static INT32 or_cnt = 0)
+LOG (static INT32 or_data = 0)
+LOG (static INT32 or_ofs = 0)
READ8_MEMBER (pit68230_device::read){
UINT8 data = 0;
diff --git a/src/devices/machine/z80sio.h b/src/devices/machine/z80sio.h
index d378544425c..cdce00ced0f 100644
--- a/src/devices/machine/z80sio.h
+++ b/src/devices/machine/z80sio.h
@@ -208,7 +208,7 @@ protected:
{
REG_RR0_STATUS = 0,
REG_RR1_SPEC_RCV_COND = 1,
- REG_RR2_INTERRUPT_VECT = 2,
+ REG_RR2_INTERRUPT_VECT = 2
};
// Write registers
@@ -221,7 +221,7 @@ protected:
REG_WR4_RX_TX_MODES = 4,
REG_WR5_TX_CONTROL = 5,
REG_WR6_SYNC_OR_SDLC_A = 6,
- REG_WR7_SYNC_OR_SDLC_F = 7,
+ REG_WR7_SYNC_OR_SDLC_F = 7
};
enum